Memory Design Using Logical Gates

Abstract

This research is about designing memory using logical gates. A memory unit is a collection of storage cells together with associated circuits needed to transform information in and out of the device. Memory cells which can be accessed for information transfer to or from any desired random location is called random access memory(RAM). The internal construction of a random-access memory of m words with n bits per word consists of m*n binary storage cells and associated decoding circuits for selecting individual words. A basic RAM cell has been provided here as a component which can be used to design larger memory units. An IC memory consisting of 4 words each having 3 bits has been also provided. In this research we will discuss about the designing of a RAM Cell and designing of 4*4 RAM.

Authors and Affiliations

Mandisha Sharma , Mansi Kakkar, Manish Sharma

Keywords

Related Articles

A New Approach to Detect and Recognize Face Using MSCR and Skin Color and Comparison with Knowledge, Text, and Edge based Techniques

The Important role in various biometrics applications is face detection in face processing system. Various colors, brightness and pose they used in face detection are illuminization condition is very chhallanging task....

Awareness of Women Participants as an Indicator of Implementation Structure of MNREGA

Though women employment was not the soul objectives of the scheme yet in its development goals it comes automatically. The design features of this scheme especially to attract women make this scheme gender sensitive. Al...

Multi-Area Economic Dispatch with Valve Point Effect Using Improved Bat Algorithm

This paper presents application of Improved Bat algorithm for solving Multi-area economic load dispatch problem (MAED) considering tie line constraint and valve point loading effect. Improved bat algorithm is an optimiz...

A Novel Method For Disabled People

In daily life to help handicapped and physically challenged people we need of Bioengineering control devices. In electroencephalogram brain activity is measured using mind wave. By the graphical representation of EEG si...

Design and Verification of Pure Sine Wave Inverter

The purpose of this project is to design and verification of a 1000 Watts (1KW) 220 Volts inverter at a frequency of 50Hz. The inverter is one of the most important and most complex components in an independent energy s...

Download PDF file
  • EP ID EP18773
  • DOI -
  • Views 244
  • Downloads 9

How To Cite

Mandisha Sharma, Mansi Kakkar, Manish Sharma (2014). Memory Design Using Logical Gates. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(9), -. https://europub.co.uk/articles/-A-18773