Memory Design Using Logical Gates

Abstract

This research is about designing memory using logical gates. A memory unit is a collection of storage cells together with associated circuits needed to transform information in and out of the device. Memory cells which can be accessed for information transfer to or from any desired random location is called random access memory(RAM). The internal construction of a random-access memory of m words with n bits per word consists of m*n binary storage cells and associated decoding circuits for selecting individual words. A basic RAM cell has been provided here as a component which can be used to design larger memory units. An IC memory consisting of 4 words each having 3 bits has been also provided. In this research we will discuss about the designing of a RAM Cell and designing of 4*4 RAM.

Authors and Affiliations

Mandisha Sharma , Mansi Kakkar, Manish Sharma

Keywords

Related Articles

A Comparative Study of the Effect of Infill Walls between the Full Infilled Frame and Partial Infilled Frame under Lateral Load

The finite element technique is used for modeling of the infill frames using the ANSYS workbench and the analysis of brickwork infilled plane frames under lateral loads. Two type infill frame modal are design such as fu...

Swelling Properties of Fly Ash Mixed with Bentonite

The present study has been carried out to find out the swelling properties of fly ash and bentonite mixtures. Laboratory tests were conducted at different proportions of fly ash and bentonite. Fly ash is a naturally cem...

Structure Adaptable Neural Network Based Nonlinear Tracking Control of Kinematically Redundant Robot Manipulator

the performance of neural network based network in nonlinear tracking controller is like a lot of added absolute apple dynamical systems, adeptness systems are non-linear appropriately crave a acceptable adjustment of a...

FPGA Based Platform for Spiking Neural Network

Neuromorphic engineers are studying the nervous system and trying to emulate its function and organization in their computational and robotics systems. They are hoping to match the human brain in vision, hearing, patter...

Software Effort Estimation using Satin Bowerbird Algorithm

There are various non-linear optimization problems can be effectively solved by Meta-heuristic Algorithms. The Software effort estimation is an optimization problem so it can also be solved by the Meta-heuristic algorit...

Download PDF file
  • EP ID EP18773
  • DOI -
  • Views 281
  • Downloads 9

How To Cite

Mandisha Sharma, Mansi Kakkar, Manish Sharma (2014). Memory Design Using Logical Gates. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2(9), -. https://europub.co.uk/articles/-A-18773