MINIMISATION OF LEAKAGE (SPILLAGE) CURRENT IN CMOS CIRCUITS USING INPUT VECTOR

Abstract

In CMOS circuits, the lessening of the edge voltage because of voltage scaling prompts increment in sub limit spillage current and thus, static force scattering. We have proposed a novel strategy called LECTOR for outlining CMOS entryways which fundamentally chops down the spillage current without expanding the dynamic force scattering. In the proposed system, we present two leakage control transistors (a p - sort and a n - sort) inside of the rationale door for which the entryway terminal of every spillage control transistor is controlled by the wellspring of the other

Authors and Affiliations

Jyoti Saini

Keywords

Related Articles

 A New Tool of Surveillance for Discrete Event Systems

 In this paper, we discuss the different types of faults for discrete event systems that lead to a system malfunction, afterwards we illustrate the principle of control of discrete event systems, and at the end we...

 A Study on Government Regulation Banning Polythene Gutkha Sachets: Empirical Research on People Perception

 Pan masala is very popular in India and many Asian countries like Sri Lanka, Pakistan, Middle east etc. It is being chewing some times on occasions, some time due to traditional heritage, some times as fashion and...

ASSESSMENT OF GROUNDWATER SOURCES FOR SUITABILITY FOR IRRIGATION AROUND SANGANER TEHSIL, JAIPUR, RAJASTHAN

Continuous degradation in the quality of available groundwater resources is due to increasing global pollution. As a result, systematic assessment of water quality appears to become an absolute necessity. For carrying...

 BULK EMAIL SENDER WITH MULTIPLE ATTACHMENTS: THROUGH NON GPRS MOBILE

 Email is one of the mostly used utility of Internet for communication. A person can communicate with any other person with email in seconds. Also various important documents, images, scanned documents etc. can be...

 OPTIMAL DESIGN OF A WATER DISTRIBUTION NETWORK USING SIMULATION–BASED MULTI-OBJECTIVE OPTIMIZATION

 The design of water distribution networks is aiming at a good compromise between reliability and costs. Because such networks commonly serve for several objectives, multi-objective optimization approaches are the...

Download PDF file
  • EP ID EP89752
  • DOI -
  • Views 137
  • Downloads 0

How To Cite

Jyoti Saini (0). MINIMISATION OF LEAKAGE (SPILLAGE) CURRENT IN CMOS CIRCUITS USING INPUT VECTOR. International Journal of Engineering Sciences & Research Technology, 4(8), 562-565. https://europub.co.uk/articles/-A-89752