Modeling A New Architecture Of Area Delay Efficient 2-D Fir Filter Using VHDL

Abstract

This paper presented memory footprint and combinational complexity for two - dimensional finite impulse response (FIR) filter to get the systematic design strategy to obtain areadelay-power-efficient architectures. Based on the memory sharing and memory-reuse along with suitable scheduling of computational design of storage architecture the separable and nonseparable filters with less memory footprint are obtained. To overcome this low performance filter a novel block based structures is presented and observe the significance change on it.

Authors and Affiliations

J Geetha, J. E. N. Abhilash, D Sekhar

Keywords

Related Articles

Design of Asynchronous Viterbi Decoder using VHDL for Low Power Consumption

In today’s digital communication systems, Convolutional codes are widely utilize in channel coding techniques. The Viterbi decoder due to its efficient performance is broadly used for decoding the convolution codes....

AR Simulated Camera

This paper provides an interactive idea for interior designing application using augmented reality (AR). Augmented reality merges real world and virtual world together. Due to the developing technology and lack of time,...

Resource Provisioning Techniques in Cloud Computing Environment: A Survey

Cloud Computing is a model for enabling convenient, on-demand network access to a shared pool of configurable computing resources (e.g., networks, servers, applications and services) that can be rapidly provisioned a...

Implementation of VLSI Based Router for Custom Network On Chip Applications

A fast full-chip synthesis method to construct network-on-chips (Custom Noc) for network on chip based systems.It can be used for irregular network topology for specific designs with already known communication deman...

Handwritten Character Recognition - A Comprehensive Review

Character recognition comes into picture when various patterns of handwritten or optical characters are to be recognized digitally. Many researchers have proposed different approaches for character recognition in dif...

Download PDF file
  • EP ID EP28133
  • DOI -
  • Views 277
  • Downloads 1

How To Cite

J Geetha, J. E. N. Abhilash, D Sekhar (2015). Modeling A New Architecture Of Area Delay Efficient 2-D Fir Filter Using VHDL. International Journal of Research in Computer and Communication Technology, 4(1), -. https://europub.co.uk/articles/-A-28133