Multi Core Processor Arrays Cores Optimization in AES Engines

Abstract

In the present scenario protecting the sensitive information is done by several encryption standards. AES encryption is modern technique which is based on the principle of substitution-permutation network. Advanced encryption standard is well known as the symmetric key standard for encryption and decryption of blocks of data. In encryption, the AES accepts a plaintext input, which is limited to 128 bits, and a key that can be specified to be 128 bits to generate the Cipher text. Software implementation of AES is now extended to hardware also. Due to this hardware implementation, there is a tremendous improvement in the throughput & energy efficiency. By exploring different granularities of AES as a One round encryption, Nine loop Encryption, Parallel Mixed Column and Full Parallelism and mapping these implementations on a field programmable gate array system. In comparison with published AES cipher implementations on general purpose processors the proposed design has occupied less area and small delay.. AES analysis is performed on all levels of abstraction (verilog). The motivation behind the work is to optimize area, faster processing. AES algorithm is simulated at different levels in CADENCE to ensure that the design optimizes power, area and delay.

Authors and Affiliations

Chandrahas Reddy. M

Keywords

Related Articles

Effects of Creepage distance on Leakage Current of 220kV Long Rod Insulators at Different Severity Level of Salt Contamination

In this paper, effects of creepage distance are examined of 220kv composite log rod insulator during different densities of salt contamination. Insulator is one of the most vital elements of Power transmission system at...

Variable Speed BLDC Motor Drive Using PIC Microcontroller

This paper aims to design and implementation of BLDC motor speed control based on the POT variation. This project is mainly concerned on BLDC motor speed control system by using microcontroller PIC 16F877A. Motor speed...

Improving Security in Cloud Storage Using Eraser Code Techniques

To achieve a secure and dependable cloud storage service, a flexible distributed storage integrity auditing mechanism, utilizing the homomorphic token and distributed erasure-coded data. This allows users to audit the c...

Privacy Preserving in Association Rule Mining

Data mining is the computer oriented process to evaluate vast database and extract the meaning of the data. Privacy is interrelated with secrecy and anonymity. Thus privacy preserving in data mining means maintaining sec...

Heat Transfer Enhancement Techniques for Solar Air Heater – A Review

Solar air heater is one of the most valuable heat sources of energy with variety of applications such as industrial process heating, space heating, drying of fruits and vegetables, etc. It is renewable as well as pollut...

Download PDF file
  • EP ID EP21597
  • DOI -
  • Views 232
  • Downloads 3

How To Cite

Chandrahas Reddy. M (2016). Multi Core Processor Arrays Cores Optimization in AES Engines. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(2), -. https://europub.co.uk/articles/-A-21597