Multiple Logic Styles for Low Power VLSI

Abstract

In this review paper, full adder was designed using CMOS logic, pass transistor logic (PTL), transmission gate logic (TG) styles. We are going to compare adiabatic full adder using ECRL & PFAL logics with conventional designs and they are simulated using Tanner software. It is finding that adiabatic technique is good choice for low power applications in specific frequency range. The power dissipation in conventional CMOS circuit can be reduced through energy recovery principle.

Authors and Affiliations

Baljinder Kaur, Narinder Sharma

Keywords

Related Articles

Handoff schemes and its performance analysis of priority within a particular channel in wireless systems

The whole civilization in the world is dependent on wireless technology. The Gradual growth or development of current environment of the people is not possible without communication. As the use of wireless/ mobile devic...

Review on Carbonation Induced Corrosion in Concrete

Carbonation is one of the major reasons for the decrease in pH of the concrete. This reduction in turn will lead to the deterioration of the passivating layer around the steel bar and opens a way for the corrosion to oc...

slugAnalysis of IP Micro Mobility Protocols: A Review

Node mobility between distinct subnets inside domain or between distinct domains is manged by IP mobility management protocols which are of two types: IP Macro Mobility protocols and IP Micro Mobility protocols. IP Macr...

slugComparisons and Implementation of different Segmentation algorithm based on entropy and energy

In image segmentation features like edges, boundaries etc are extracted to characterize images. This emphasizes the necessity of image segmentation, which divides an image into parts that have strong correlations with o...

Computing while Charging: Building a Distributed Computing Infrastructure using Smartphones

Every night, a large range of idle smartphones square measure blocked into an influence supply for recharging the battery. Given the increasing computing capabilities of smartphones, these idle phones constitute a sizea...

Download PDF file
  • EP ID EP21332
  • DOI -
  • Views 283
  • Downloads 4

How To Cite

Baljinder Kaur, Narinder Sharma (2015). Multiple Logic Styles for Low Power VLSI. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(10), -. https://europub.co.uk/articles/-A-21332