Nand gate architectures for memory decoder

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2013, Vol 7, Issue 2

Abstract

This paper presents some nand gate design styles which when used in decoder reduces energy consumption and delay. Basically conventional, nor style nand, source coupled nand is discussed. The three designs conventional, nor style nand, source coupled nand, ranges in area, speed and power. In nor style nand transistors are added in parallel so high fan-in is obtained and logical effort is reduced. In source coupled nand number of transistors are reduced it give speed of operation compared to an inverter. When simulated and compared it is found that nor style nand is 35% faster and 67 % more power efficient than conventional. Source coupled nand is found to be 36% faster and 82% more power efficient than conventional nand gate.

Authors and Affiliations

Shivkaran Jain, Arun Kr. Chatterjee

Keywords

Related Articles

CRYPTOGRAPHY

To prevent the dissemination of sensitive information from the database to unauthorized users or outside competitive or hostile agents, an organization must establish effective security policies. The art of protecting in...

Factors influencing motivation level of academic staff in Education of IBA Community College Khairpur Mir's

To investigate the degree to which various factors influence motivation level of academic staff of IBA Community College Khairpur Mir's. The study has utilized a questionnaire survey. Participants were 40 (24 male, 16 fe...

Comparative study of different Sense Amplifiers in 0.18um technology

A comparative study of different types of sense amplifiers [1] using 0.18um technology is presented. The sense amplifiers under considerations are used in SRAM and DRAM cells.The sensing delay of different types of sense...

S Parameter Computation and Their Use for Electromagnetic Energy Wireless Transmission

This paper present the correct way of defining S parameters, based on linear electrical circuits, and the practical use of these parameters in obtaining efficient processes for transmitting the information and of the ele...

Implementation of Dynamic Threshold Method for Human Motion Detection in Video surveillance application

 Detection of moving objects in video streams is the first relevant step of information extraction in many computer vision applications. Aside from the intrinsic usefulness of being able to segment video streams int...

Download PDF file
  • EP ID EP650091
  • DOI 10.24297/ijct.v7i2.3464
  • Views 82
  • Downloads 0

How To Cite

Shivkaran Jain, Arun Kr. Chatterjee (2013). Nand gate architectures for memory decoder. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 7(2), 610-614. https://europub.co.uk/articles/-A-650091