Nand gate architectures for memory decoder
Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2013, Vol 7, Issue 2
Abstract
This paper presents some nand gate design styles which when used in decoder reduces energy consumption and delay. Basically conventional, nor style nand, source coupled nand is discussed. The three designs conventional, nor style nand, source coupled nand, ranges in area, speed and power. In nor style nand transistors are added in parallel so high fan-in is obtained and logical effort is reduced. In source coupled nand number of transistors are reduced it give speed of operation compared to an inverter. When simulated and compared it is found that nor style nand is 35% faster and 67 % more power efficient than conventional. Source coupled nand is found to be 36% faster and 82% more power efficient than conventional nand gate.
Authors and Affiliations
Shivkaran Jain, Arun Kr. Chatterjee
Keywords
Related Articles
- EP ID EP650091
- DOI 10.24297/ijct.v7i2.3464
- Views 97
- Downloads 0
A Novel SLM based PAPR reduction Technique in OFDM-MIMO System
Orthogonal Frequency Division Multiplexing (OFDM) is annew method for fourth generation wireless communication.MIMO-OFDM has become a promising candidate for highperformance 4G broadband wireless communications.However,...
Robust Singular Value Decomposition Algorithm for Unique Faces
It has been read and also seen by physical encounters that there found to be seven near resembling humans by appearance .Many a times one becomes confused with respect to identification of such near resembling faces wh...
VIABLE NETWORK INTRUSION DETECTION ON WIRELESS ADHOC NETWORKS
Control architecture for resource allocation in satellite networks is proposed, along with the specification of performance indexes and control strategies. The latter, besides being based on information on traffic statis...
Noise Elimination for Image Subtraction in Printed Circuit Board Defect Detection Algorithm
Image subtraction operation has been frequently used for automated visual inspection of printed circuit board (PCB) defects. Even though the image subtraction operation able to detect all defects occurred on PCB, some un...
Providing Security in Data Aggregation using RSA algorithm
The RSA algorithm proposed by Rivest, Adi Shamir and Leonard Adleman is cryptography technique. The current problem with wireless sensor network is how to protect the security of the sensor data. RSA algoritm is used a...