A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic

Abstract

 Distributed arithmetic (DA) is bit serial in nature and is basically re-arrangement of multiply and accumulate operation. In this project we present the design techniques of 1D and 2D fully pipelined computing structures for area, delay, power efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA) based inner-product computation. The systolic decomposition method is found to offer a flexible choice of the address length of the lookup tables (LUT) for DA based computation to decide on suitable area time tradeoff. By using smaller address lengths for DA based computing units, it is possible to reduce the memory size, but on the other hand it leads to increase of adder complexity and the latency. The FIR filter can be realized for different filter orders. The systolic designs can be implemented using Quartus II and MODELSIM and various performance metrics such as number of slices, maximum usable frequency, dynamic power consumption, and energy throughput are estimated for different filter orders and address lengths.

Authors and Affiliations

M. Praveena

Keywords

Related Articles

DEVELOPMENT OF CONTENT BASED IMAGE RETRIEVAL SYSTEM USING NEURAL NETWORK & MULTI-RESOLUTION ANALYSIS

In this paper proposed the content based image retrieval one of most technique of data and multimedia technology. As image collections are growing at a rapid rate, and demand for efficient and effective tools for retriev...

A Review on Energy Efficient Approaches for AODV Protocol

Recent years have seen a tremendous growth and application of mobile adhoc networks. MANET has essentially become a part and parcel of modern day lifestyle. One of the challenges faced by MANET is of energy consumption...

 Image Fusion Approach with NOISE REDUCTION USING GENETIC ALGORITHM & Sure-let Algorithm

 Fusing information contained in multiple images plays an increasingly important role for quality inspection in industrial processes as well as in situation assessment for autonomous systems and assistance systems....

 Comparative Analysis between PI and Wavelet Transform for the Fault Detection in Induction Motor

 Squirrel cage Induction motor is widely used in industries because roughest construction, highly reliable, low cost, high efficiency, user friendly and maintenance is minimum as compare to other motor. Induction m...

Eliminating Illiteracy by Integrating ICTs in CLCs: An Innovative Lifelong Learning Approach in Bangladesh

This study represents an assessment of educational use of Information and Communication Technologies (ICTs) in Community Learning Centers (CLCs) in Bangladesh. As ICTs had achieved some progress towards removing illite...

Download PDF file
  • EP ID EP148579
  • DOI -
  • Views 105
  • Downloads 0

How To Cite

M. Praveena (30).  A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic. International Journal of Engineering Sciences & Research Technology, 3(1), 485-490. https://europub.co.uk/articles/-A-148579