A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic

Abstract

 Distributed arithmetic (DA) is bit serial in nature and is basically re-arrangement of multiply and accumulate operation. In this project we present the design techniques of 1D and 2D fully pipelined computing structures for area, delay, power efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA) based inner-product computation. The systolic decomposition method is found to offer a flexible choice of the address length of the lookup tables (LUT) for DA based computation to decide on suitable area time tradeoff. By using smaller address lengths for DA based computing units, it is possible to reduce the memory size, but on the other hand it leads to increase of adder complexity and the latency. The FIR filter can be realized for different filter orders. The systolic designs can be implemented using Quartus II and MODELSIM and various performance metrics such as number of slices, maximum usable frequency, dynamic power consumption, and energy throughput are estimated for different filter orders and address lengths.

Authors and Affiliations

M. Praveena

Keywords

Related Articles

 A Review of Image Denoisng Techniques

 One of the most fundamental challenges in the field of image processing is image denoising, where the primary objective is to estimate the original image by removing noise from a noisy version of the image. Many...

ADVANTAGES OF DRUID DATA STORE OVER ONLINE ANALYTICAL PROCESSING -A COMPHRENSIVE STUDY

Druid is a open source data store which is designed for real time application analysis on large amount of data sets. It stores the data in the form of column oriented. It is distributed and an advanced indexing structur...

 A SURVEY ON NOISE REDUCTION TECHNIQUE BASED ON DIFFERENT NOISES

 Removal of Noise in the image is challenging task in Image processing. Now-a-days there are so many methods that are available to remove noise from digital images. This introduced noise by image enhancement method...

 QUALITY OF SERVICE AND TRAFFIC ENGINEERING IN MPLS NETWORK BY FUZZY LOGIC COMPUTING : A BRIEF STUDY

 This research paper suggests a load balancing algorithm using fuzzy logic methodology so that maximum Quality of Service can be attained. Avoidance of jamming of packets is one of the key performance objectives of...

 PIC CONTROLLED OBSTACLE AVOIDANCE ROBOT

 The obstacle detection is based on IR sensors, which detect the obstacle and the microcontroller acquires the data. According to the programmable logic placed in the controller, it decides where the robot shou...

Download PDF file
  • EP ID EP148579
  • DOI -
  • Views 59
  • Downloads 0

How To Cite

M. Praveena (30).  A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic. International Journal of Engineering Sciences & Research Technology, 3(1), 485-490. https://europub.co.uk/articles/-A-148579