A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic

Abstract

 Distributed arithmetic (DA) is bit serial in nature and is basically re-arrangement of multiply and accumulate operation. In this project we present the design techniques of 1D and 2D fully pipelined computing structures for area, delay, power efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA) based inner-product computation. The systolic decomposition method is found to offer a flexible choice of the address length of the lookup tables (LUT) for DA based computation to decide on suitable area time tradeoff. By using smaller address lengths for DA based computing units, it is possible to reduce the memory size, but on the other hand it leads to increase of adder complexity and the latency. The FIR filter can be realized for different filter orders. The systolic designs can be implemented using Quartus II and MODELSIM and various performance metrics such as number of slices, maximum usable frequency, dynamic power consumption, and energy throughput are estimated for different filter orders and address lengths.

Authors and Affiliations

M. Praveena

Keywords

Related Articles

 Non-Homogeneous Cubic Equation with Three Unknowns

 The non-homogeneous cubic equation with three unknowns represented by 2 2 3 3(x  y )  5xy  2(x  y)  4  27z is analyzed for finding its non-zero distinct integral solutions. Three different methods have be...

 Compact and Wideband Cylindrically Conformed Printed Elliptical Monopole Antenna with Modified-Shape Ground Plane

 A compact and wideband cylindrically conformed antenna with a printed monopole structure is presented in this paper. The monopole consists of two parallel slots. Simulation results show that the antenna achieved a...

 AN ENHANCED UPGROWTH ALGORITHM FOR TEMPORAL HIGH UTILITY ITEM MINING

 High utility item set mining from a transactional database helps to discover the items with high utility based on profit, cost and quantity. Even though many numbers of significant algorithms have been proposed in...

 Morphology Based Approach for Detection and Extraction of Blinking Region Scene from GIF Images

 The aim of this thesis is to implement an approach and the region Extraction of blinking scene in graphical interchange format images, to discover the new developed method which is efficient for it. It is a very t...

 FLEXURAL CAPACITY OF COMPOSITE BEAMS USING TRUSS BEAMS

 An experimental study was made to assess the flexural capacity of Composite Beams using Truss beams under two point loading with span 2m. Beam consist of top and bottom chord with cold formed light gauge steel pl...

Download PDF file
  • EP ID EP148579
  • DOI -
  • Views 74
  • Downloads 0

How To Cite

M. Praveena (30).  A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic. International Journal of Engineering Sciences & Research Technology, 3(1), 485-490. https://europub.co.uk/articles/-A-148579