A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic

Abstract

 Distributed arithmetic (DA) is bit serial in nature and is basically re-arrangement of multiply and accumulate operation. In this project we present the design techniques of 1D and 2D fully pipelined computing structures for area, delay, power efficient implementation of finite impulse response (FIR) filter by systolic decomposition of distributed arithmetic (DA) based inner-product computation. The systolic decomposition method is found to offer a flexible choice of the address length of the lookup tables (LUT) for DA based computation to decide on suitable area time tradeoff. By using smaller address lengths for DA based computing units, it is possible to reduce the memory size, but on the other hand it leads to increase of adder complexity and the latency. The FIR filter can be realized for different filter orders. The systolic designs can be implemented using Quartus II and MODELSIM and various performance metrics such as number of slices, maximum usable frequency, dynamic power consumption, and energy throughput are estimated for different filter orders and address lengths.

Authors and Affiliations

M. Praveena

Keywords

Related Articles

 A Review on wavelet transform as a substitute to cyclic prefix removal in FFT in OFDM

 The performance and versatility of wireless communication effected by allocated spectrum for communication. The utility of spectrum depends on modulation technique and allocation process. In conventional OFDM mod...

 PROCESSING IMAGE FILES USING SEQUENCE FILE IN HADOOP

 This paper presents MapReduce as a distributed data processing model utilizing open source Hadoop frameworkfor work huge volume of data. The expansive volume of data in the advanced world, especially multimedia dat...

 LOAD ANALYSIS OF TRANSMISSION OF DATA IN WIRELESS NETWORK : AN EMPIRICAL STUDY

 In any computer Network, there are a lot of communication devices trying to access resources and at the same time getting requests to carry out some work for some other device. At the same time certain types of co...

LNA CASCODE WITH CURRENT REUSE FOR WLAN

This paper include common gate (CG) LNA for ultra wideband (UWB) applications with CMOS trans conductance “gm” boosted. Noise distortion cancelled out by gm boosting technique and power minimization with he lp of curr...

 An Inventive Marker based Section Assimilation Technique using Concept of Seeding

 Efficient and effective object extraction of image in image segmentation is an important task in pattern recognition and computer vision. It is very hard to find a fully automatic object extraction method in pract...

Download PDF file
  • EP ID EP148579
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

M. Praveena (30).  A Novel Approach to FPGA Realization of FIR Filters by Systolization Using Distributed Arithmetic. International Journal of Engineering Sciences & Research Technology, 3(1), 485-490. https://europub.co.uk/articles/-A-148579