A Review of FPGA-based design methodologies for efficient hardware Area estimation

Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2013, Vol 13, Issue 4

Abstract

 In recent years, FPGA’s have become increasingly important and have found their way into system design. So, the desire emerges for a means that allows early area and performance estimation Understanding how a design maps to them and consumes various FPGA resources can be difficult to predict, so typically designers are forced to run full synthesis on each iteration of the design. For complex designs that involve many iterations and optimizations, the run-time of synthesis can be quite prohibitive .However, to achieve high performance; FPGA must be supported by efficient design methodology and optimization techniques. The motivation behind this work is to review different FPGA based design methodology and optimization techniques that can be employed to efficiently estimate hardware area utilized in terms of look up table (LUT’S) or configurable logic blocks (CLB’S).

Authors and Affiliations

Rachna Singh

Keywords

Related Articles

Texture Based Approach For Face Image Recognition Using Low Resolution Images

Face recognition based on Euclidean distance and texture feature. A method for face recognition by using the GLCM (Gray Level Co-occurrence Matrix) and texture features. Euclidean distance classifier is used for the matc...

 DCT based Steganographic Evaluation parameter analysis inFrequency domain by using modified JPEG luminanceQuantization Table

 Abstract : Steganography is the process of hiding one file inside another such that others can neither identifythe meaning of the embedded object, nor even recognize its existence. In this paper we want to increase...

Design and Development of Secure Electronic Voting System Using Radio Frequency Identification and Enhanced Least Significant Bit Audio Steganographic Technique

Abstract: Electronic decision making process has been adjudged as an alternative measure to address the flaws of ballot voting system for the delivery of free, fair, confident, credible and transparent elections. Electro...

 Semantic Web Data Mining & Analysis

Abstract: Semantic Web Mining combines two fast developing research areas: Semantic Web & Web Mining. In this relation, the research intension is to improve on the one hand, Web mining methods with new needs of seman...

Download PDF file
  • EP ID EP146738
  • DOI -
  • Views 74
  • Downloads 0

How To Cite

Rachna Singh (2013).  A Review of FPGA-based design methodologies for efficient hardware Area estimation. IOSR Journals (IOSR Journal of Computer Engineering), 13(4), 1-6. https://europub.co.uk/articles/-A-146738