A Review of FPGA-based design methodologies for efficient hardware Area estimation

Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2013, Vol 13, Issue 4

Abstract

 In recent years, FPGA’s have become increasingly important and have found their way into system design. So, the desire emerges for a means that allows early area and performance estimation Understanding how a design maps to them and consumes various FPGA resources can be difficult to predict, so typically designers are forced to run full synthesis on each iteration of the design. For complex designs that involve many iterations and optimizations, the run-time of synthesis can be quite prohibitive .However, to achieve high performance; FPGA must be supported by efficient design methodology and optimization techniques. The motivation behind this work is to review different FPGA based design methodology and optimization techniques that can be employed to efficiently estimate hardware area utilized in terms of look up table (LUT’S) or configurable logic blocks (CLB’S).

Authors and Affiliations

Rachna Singh

Keywords

Related Articles

 Factory Pattern in Model of Object Oriented Application Development

  Design pattern is a salient milestone in the development of coding techniques. Code reusability is the prime motive of design patterns and it promotes code development by finding the existing solution which could...

 Social Interaction Feature for Mobile TV Services Based On Cloud Move

 Abstract: The rapidly increasing power of personal mobile devices (smartphones, tablets, etc.) is providing much richer contents and social interactions to users on the move. This trend however is throttled by the...

 Penetration Testing for Android Smartphones

 One major challenge faced by Android users today is the security of the operating system especially during setup. The use of smartphones for communication, social networking, mobile banking and payment systems ha...

 Dynamic Stream Ciphering Algorithm

 Abstract The main idea of any stream cipher algorithm is to generate stream cipher key base on the use set of LFSR with fix arrangement, all this LFSR are filling depending on the value of the basic key. In this pa...

Detecting a Proficient Flow Label Propagation from Network Traffic Classification

The system model in a traffic classification method introduces the threefunctions that are flow label,propagation, nearest cluster based classifier and compound classification. For some special cases, the flow label prop...

Download PDF file
  • EP ID EP146738
  • DOI -
  • Views 87
  • Downloads 0

How To Cite

Rachna Singh (2013).  A Review of FPGA-based design methodologies for efficient hardware Area estimation. IOSR Journals (IOSR Journal of Computer Engineering), 13(4), 1-6. https://europub.co.uk/articles/-A-146738