A Survey about Power Reduction in Intergated Circuits Using Multi-Bit Flip-Flops

Abstract

 — Power has become a burning issue in modern VLSI design. In modern integrated circuits, the power consumed by clocking gradually takes a dominant part. Given a design, we can reduce its power consumption by replacing some flip-flops with fewer multi-bit flip-flops. However, this procedure may affect the performance of the original circuit. Hence, the flip-flop replacement without timing and placement capacity constraints violation becomes a quite complex problem. To deal with the difficulty efficiently, we have proposed several techniques. First, we perform a co-ordinate transformation to identify those flip- flops that can be merged and their legal regions. Besides, we show how to build a combination table to enumerate possible combinations of flip-flops provided by a library. Finally, we use a hierarchical way to merge flip-flops. Besides power reduction, the objective of minimizing the total wirelength is also considered. The time complexity of our algorithm is (n1.12) less than the empirical complexity of (n2). According to the experimental results, our algorithm significantly reduces clock power by 20–30% and the running time is very short. In the largest test case, which contains 1 700 000 flip-flops, our algorithm only takes about 5 min to replace flip-flops and the power reduction can achieve 21%.

Authors and Affiliations

R. Rajakumari

Keywords

Related Articles

 EXPERIMENTAL INVESTIGATION ON STRENGTH CHARACTERISTICS OF SHEAR STRENGTH OF METAKAOLIN BLENDED GLASS FIBRE REINFORCED CONCRETE

 Research for high strength and better performance characteristics of concrete are leading the researchers for developing better structural concrete. New type of concrete have come in application in construction by...

QFD METHODOLOGY APPLICATION TO VOCATIONAL TRAINING CENTRES: A CASE STUDY

The main population of the stakeholders comprised of students, faculty members, industry people, alumni, parents and members of the society. Based on the data collected from stakeholders needs and expectations of the sp...

 CONCRETE IN COLD WEATHER CONDITIONS –CHALLANGES – PRECAUTIONS

 In general, Concrete can be placed safely without damage from freezing throughout the winter months in cold climates if certain precautions are taken. Cold weather is defined as a period when for more than 3 succe...

 Design and CFD Analysis of Conical Nozzle for 2.75 Inch Rocket System

 The 2.75 Inch Rocket System is a multi-service system consisting of launchers, warheads, and rocket motors. The air vehicle is a warhead and rocket motor combination that flies a free flight ballistic trajectory t...

 Implementation of Network Load Balancing System

 As the internet users are increasing day-by-day, so it now becomes a difficult task to give instant respond or to serve many requests made at a particular time in a faster manner. The problem arises when a website...

Download PDF file
  • EP ID EP132923
  • DOI -
  • Views 102
  • Downloads 0

How To Cite

R. Rajakumari (30).  A Survey about Power Reduction in Intergated Circuits Using Multi-Bit Flip-Flops. International Journal of Engineering Sciences & Research Technology, 3(1), 510-526. https://europub.co.uk/articles/-A-132923