AN EFFICIENT ARCHITECTURE FOR RECOGNITION OF SKETCHED ELECTRICAL CIRCUIT

Abstract

 It is a typical practice for architects to invest a lot of energy setting down beginning ideas utilizing pencil and paper. Regularly, it requires extra time to change the work into electronic media as specialized drawings. A portrayal acknowledgment system would spare specialists much time redrawing these in specialized programming. In this anticipate we will perceive outlined electrical circuit images. We need to accomplish a trainable electronic outlined circuit recognizer that has quick reaction time, high precision and simple extensibility to new segment. We will utilize PCA based picture preprocessing and watershed division technique to portion circuit sketch.

Authors and Affiliations

Prof. Rekhansh Rao

Keywords

Related Articles

 Improve Virtualization Technique Using Packet Aggregation Mechanism

 Virtualization is a key technology for cloud based data centers to implement the vision of infrastructure as a service (IaaS) and to promote effective server consolidation and application consolidation. A new meth...

FiWi – FUTURE GENERATION BR OADBAND ACCESS TECHN OLOGY

As today’s generation is now became the slave of different internet services at every step of their life. Hence, different researches are carried out continuously sin ce past decade to enhance the performan...

SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT

Arithmetic and logical unit are responsible for all computationally intensive task which determines the speed and reliability of a processor. In other word we can say ALU is the brain of a processor. Nowadays every porta...

 MICROMECHANICAL ANALYSIS OF HYBRID FRP COMPOSITE LAMINA FOR THERMAL LOADING

 The present research problem deals with the micromechanical analysis of a unidirectional continuous hybrid fiberreinforced composite lamina. Three-dimensional models along with governing boundary conditions have b...

Hybrid Geographic and Contact-Based Forwarding in Delay-Tolerant Networks

and destination in a given time. Due to the absence of fully connected path between the source and destination, there will be a problem to route a packet from one node to another in DTN .Similarity based techniques rel...

Download PDF file
  • EP ID EP118247
  • DOI 10.5281/zenodo.164915
  • Views 54
  • Downloads 0

How To Cite

Prof. Rekhansh Rao (30).  AN EFFICIENT ARCHITECTURE FOR RECOGNITION OF SKETCHED ELECTRICAL CIRCUIT. International Journal of Engineering Sciences & Research Technology, 5(11), 156-163. https://europub.co.uk/articles/-A-118247