AN EFFICIENT ARCHITECTURE FOR RECOGNITION OF SKETCHED ELECTRICAL CIRCUIT

Abstract

 It is a typical practice for architects to invest a lot of energy setting down beginning ideas utilizing pencil and paper. Regularly, it requires extra time to change the work into electronic media as specialized drawings. A portrayal acknowledgment system would spare specialists much time redrawing these in specialized programming. In this anticipate we will perceive outlined electrical circuit images. We need to accomplish a trainable electronic outlined circuit recognizer that has quick reaction time, high precision and simple extensibility to new segment. We will utilize PCA based picture preprocessing and watershed division technique to portion circuit sketch.

Authors and Affiliations

Prof. Rekhansh Rao

Keywords

Related Articles

 FLEXURAL STRENGT, WORKABILITY, COMPRESSIVE STRENGTH AND SPLIT TENSILE STRENGTH ASSESSMENTS OF LIME STONE AGGREGATE CONCRETE

 Concrete is an artificial material in which the aggregates both fine and coarse are bonded together by the cement when mixed with water. The concrete has become so popular and indispensable because of its inherent...

 Implementation of Network Load Balancing System

 As the internet users are increasing day-by-day, so it now becomes a difficult task to give instant respond or to serve many requests made at a particular time in a faster manner. The problem arises when a website...

A New Regression Model for Optimizing Concrete Mixes

Scheffe’s and Osadebe’s models are the statistical methods of concrete mix design most frequently used in civil engineering. Although these methods are quite suitable for concrete mix optimization, they are greatly limi...

Design of Wallace Tree Multiplier using Compressors

A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have trie...

 FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL

 This paper presents implementation of Digital PI (Proportional- Integral) filter on FPGA and reset loop filter for Digital Phase Locked Loops (DPLL). The PI filter is derived from control theory, known as “proport...

Download PDF file
  • EP ID EP118247
  • DOI 10.5281/zenodo.164915
  • Views 69
  • Downloads 0

How To Cite

Prof. Rekhansh Rao (30).  AN EFFICIENT ARCHITECTURE FOR RECOGNITION OF SKETCHED ELECTRICAL CIRCUIT. International Journal of Engineering Sciences & Research Technology, 5(11), 156-163. https://europub.co.uk/articles/-A-118247