An Efficient Carry Select Adder with Less Delay and Reduced Area Application

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in several data processing processors to perform fast arithmetic purpose. From the configuration of the CSLA, it is clear that there is scope for decreasing the area and delay in the CSLA. This work uses a simple and an efficient gate-level modification which drastically reduces the area and delay of the CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared with the regular SQRT CSLA architecture. The proposed design has compact area and delay to a great extent when compared with the regular SQRT CSLA. This work estimates the performance of the planned designs with the regular designs in terms of delay, area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Authors and Affiliations

Pandu Ranga Rao#1 Priyanka Halle

Keywords

Related Articles

Image Classification Methods

The problem of image classification has aroused considerable research interest in the field of image processing. Traditional methods often convert an image to a vector and then use a vector-based classifier. A novel mult...

 Improvement of Solar Cell Efficiency

 One way of improving the efficiency of solar cells is to subdivide the broad solar spectrum into smaller energy ranges and to convert each range with a cell of appropriately matched bandgap. The most common appro...

 Model Predictive Control: History and Development

 This paper traces the development of model predictive control technology over the years. An approximate genealogy of linear MPC algorithms has been explained.

 An Electromagnetic Mechanism Which Works Like an Engine

 Engine is the main power source of Automobiles , where combustion takes place & produces heat which converts into mechanical energy. We know IC-Engines are used in Automobiles, Aeroplane etc .But the incomplete...

 Quantized Coefficient F.I.R. Filter for the Design of Filter Bank

 This paper presents a very simple and efficient Quantized coefficient finite impulse response (FIR) low pass filter design procedure. This involves approximation of a quantized coefficient FIR filter by rounding...

Download PDF file
  • EP ID EP120618
  • DOI -
  • Views 86
  • Downloads 0

How To Cite

Pandu Ranga Rao#1 Priyanka Halle (2013).  An Efficient Carry Select Adder with Less Delay and Reduced Area Application. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3766-3770. https://europub.co.uk/articles/-A-120618