An Efficient Carry Select Adder with Less Delay and Reduced Area Application

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in several data processing processors to perform fast arithmetic purpose. From the configuration of the CSLA, it is clear that there is scope for decreasing the area and delay in the CSLA. This work uses a simple and an efficient gate-level modification which drastically reduces the area and delay of the CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared with the regular SQRT CSLA architecture. The proposed design has compact area and delay to a great extent when compared with the regular SQRT CSLA. This work estimates the performance of the planned designs with the regular designs in terms of delay, area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Authors and Affiliations

Pandu Ranga Rao#1 Priyanka Halle

Keywords

Related Articles

 The Development of a Microcontroller Based LowCost Heart Rate Counter for Health Care Systems

 The heart rate is one of the significant physiological parameters of the human cardiovascular system. Heart rate is the number of times the heart beats per minute. Heart rate data reflects various physiologica...

 Review On Different Types Of Router Architecture And Flow Control

NoC (Network on chip) is a new technology for designing of communication structure in SoC design. Where large number of IP blocks communicates with each other. Router is the backbone of NoC design which handles the com...

 Text Summarization using Clustering Technique

 A summarization system consists of reduction of a text document to generate a new form which conveys the key meaning of the contained text.Due to the problem of information overload, access to sound and correctly-d...

 A Novel Technique for Parallelization of Genetic Algorithm using Hadoop

 Document categorization is used in education, government sectors, art, industry etc. Categorizing a document to enable immediate finding of it in the future motivated the concept of Classification involving Documen...

 A Nonlinear Controller for Photovoltaic Water Pumping System

 The aim of this work is to suppy an energy for photovoltaic cell and that energy will go to the inverter and then went to induction motor to be operating certain speed then water pumb process achieved. Main target...

Download PDF file
  • EP ID EP120618
  • DOI -
  • Views 50
  • Downloads 0

How To Cite

Pandu Ranga Rao#1 Priyanka Halle (2013).  An Efficient Carry Select Adder with Less Delay and Reduced Area Application. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3766-3770. https://europub.co.uk/articles/-A-120618