An Efficient Carry Select Adder with Less Delay and Reduced Area Application
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9
Abstract
Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in several data processing processors to perform fast arithmetic purpose. From the configuration of the CSLA, it is clear that there is scope for decreasing the area and delay in the CSLA. This work uses a simple and an efficient gate-level modification which drastically reduces the area and delay of the CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared with the regular SQRT CSLA architecture. The proposed design has compact area and delay to a great extent when compared with the regular SQRT CSLA. This work estimates the performance of the planned designs with the regular designs in terms of delay, area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.
Authors and Affiliations
Pandu Ranga Rao#1 Priyanka Halle
Keywords
Related Articles
- EP ID EP120618
- DOI -
- Views 81
- Downloads 0
Inductive Charging Technique
The fuels like petrol, diesel etc. cost is increasing day by day because of increased number of vehicles and proportional fuel usage. Also the sources of these fuels are depleting in nature. As a solution to this p...
Securing SMS Based One Time Password Technique from Man in the Middle Attack
Security of financial transactions in E-Commerce is difficult to implement and there is a risk that user’s confidential data over the internet may be accessed by hackers. Unfortunately, interacting with an online service...
Selective Harmonic Elimination by Programmable Pulse Width Modulation in Inverters
The objective of the electric utility is to deliver sinusoidal voltage at fairly constant magnitude throughout their system. This objective is complicated by the fact that there are loads on the system that produ...
Extraction of Core Contents from Web Pages
The information available on web pages mostly contains semi-structured text documents which are represented either in XML, or HTML, or XHTML format that lacks formatted document structure. The document does not discrimin...
Design of Convolutional Codes for varying Constraint Lengths
Convolutional codes play a vital role in wireless communication with the increase in usage of low-latency applications operating at high data rates. As the current technologies demand high data rates, the de...