An Efficient Carry Select Adder with Less Delay and Reduced Area Application

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 9

Abstract

 Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the adder. Carry Select Adder (CSLA) is one of the fastest adders used in several data processing processors to perform fast arithmetic purpose. From the configuration of the CSLA, it is clear that there is scope for decreasing the area and delay in the CSLA. This work uses a simple and an efficient gate-level modification which drastically reduces the area and delay of the CSLA. Based on this modification 16, 32, 64 and 128-bit square-root Carry Select Adder (SQRT CSLA) architectures have been improved and compared with the regular SQRT CSLA architecture. The proposed design has compact area and delay to a great extent when compared with the regular SQRT CSLA. This work estimates the performance of the planned designs with the regular designs in terms of delay, area and synthesis are implemented in Xilinx FPGA. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA.

Authors and Affiliations

Pandu Ranga Rao#1 Priyanka Halle

Keywords

Related Articles

 Effect of glass wool fibres on mechanical properties of concrete

 The present trend in concrete technology is towards increasing the strength and durability of concrete to meet the demands of the modern construction world at lower cost. These factors can be achieved in concrete b...

 ANN Approach for Weather Prediction using Back Propagation

 Temperature forecasting is important because they are used to protect life and property. Temperature forecasting i s the application of science and technology to predict the state of the temperature for a...

 Brightness and Resolution Enhancement of Satellite Images using SVD and DWT

 A new satellite image resolution and brightness enhancement technique based on the discrete wavelet transform (DWT) and singular value decomposition (SVD) has been proposed. Satellite images are used in many a...

 Application Layer Based Packet Analysis And Intrusion Detection

 Network forensics is basically a new approach when it comes to the network information security, because the IDS and firewall cannot always discover and stop the misuse in the whole network. This proposed work is u...

 Optimization of Cost in Cloud Computing Using OCRP Algorithm

 In cloud computing, cloud providers can offer cloud consumers two provisioning plans for computing resources, namely reservation and on-demand plans. Reservation plan is cheaper than that provisioned by on-demand p...

Download PDF file
  • EP ID EP120618
  • DOI -
  • Views 94
  • Downloads 0

How To Cite

Pandu Ranga Rao#1 Priyanka Halle (2013).  An Efficient Carry Select Adder with Less Delay and Reduced Area Application. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(9), 3766-3770. https://europub.co.uk/articles/-A-120618