An optimised multi value logic cell design with new architecture of many value logic gates
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 7
Abstract
Propose thesis work is a design of a Multi Logic Memory cell of four logic levels which can hold Logic 0, Logic 1, Logic 2 & Logic 3 and also propose an Interface module design between multi logic system with binary systems, thesis work can reduce the no. of wires required to parallel interface with normal memory and also can increase the speed of simple serial data transfer.
Authors and Affiliations
Prajyant Pathak , Puran Gour
Keywords
Related Articles
- EP ID EP110702
- DOI -
- Views 107
- Downloads 0
A Study of diesel engine fuelled with Madhuca Indica biodiesel and its blend with Diesel fuel
The engine emission characteristics of Mahua (Madhuca Indica) biodiesel (Mahua Oil Methyl Ester) and its blends with diesel is presented. The thermo-physical properties of all the fuel blends have been measured and prese...
Privacy Preserving On Continuous and Discrete Data Sets- A Novel Approach
Abstract: Privacy preservation is important for machine learning and data mining, but measures designed to protect private information often result in a trade-off: reduced utility of the training samples. This intr...
Cloud in the sky of Business Intelligence
The Modern day business is highly information driven. At one side the volume of data is growing by leaps and bounds and at the other side it is becoming more and more unstructured. Information is not limited to tab...
A Review on Brain Disorder Segmentation in MR Images
Brain tumor is one of the major causes of death among people. It is evident that the chances of survival can be increased if the tumor is detected and classified correctly at its early stage. Magnetic resonance (MR...
Seismic Performance Enhancement Methodology for Framed Structures using Supplemental Damping
Supplemental damping through passive energy dissipation (PED) devices is often used for enhancing the seismic performance of a seismically deficient structure to reduce the seismic response under earthquake loading...