Design & Implementation Of 32-Bit Risc (MIPS) Processor

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 10

Abstract

In this paper we propose a novel technique of run-time loading of machine code for MIPS-32 soft-core processor. As we know, implementing fewer instructions and addressing modes on silicon reduces the complexity of the instruction decoder, the addressing logic, and the execution unit. This allows the machine to be clocked at a faster speed, since less work needs to be done each clock period. Our proposed RISC MIPS Processor technique sends the machine code to the instruction memory of the soft-core from the software tool through UART. The user should use that software tool to write MIPS assembly code, debug the code and generate the machine code. Also, the software tool is used for establishing UART connection.

Authors and Affiliations

Marri Mounika , Aleti Shankar

Keywords

Related Articles

 A Review Paper on RF MEMS Switch for Wireless Communication

 This paper deals with the RF (Radio Frequency)-MEMS (Micro-Electro-Mechanical-System) switch importance in the wireless communication system. Also explains the dominance of RF-Switch over existing devices like PIN...

Enhancement of the Performance of Ring Laser Gyro using Silane Compound

Ring Laser Gyro ( RLG ), in its original form is insensitive to small rotation rates. This insensitivity occurs because of the coupling between the two counter propagating travelling waves, having a very low frequency di...

 Diversity in Recommender System

 Recommendation system is an activated area of research that helps to allow users to find the preferable items quickly and to avoid the possible information overloads. Recommender systems use data on past user prefe...

An Improved Fractional Fourier Transform Based Reconfigurable Filter Bank for Hearing Aid

The problem of reducing noise in hearing aids is one of great importance and great difficulty. The problem has been addressed in many different ways over the years. The techniques used range from relatively simple forms...

 Optimization of Cost in Cloud Computing Using OCRP Algorithm

 In cloud computing, cloud providers can offer cloud consumers two provisioning plans for computing resources, namely reservation and on-demand plans. Reservation plan is cheaper than that provisioned by on-demand p...

Download PDF file
  • EP ID EP109786
  • DOI -
  • Views 117
  • Downloads 0

How To Cite

Marri Mounika, Aleti Shankar (2013).  Design & Implementation Of 32-Bit Risc (MIPS) Processor. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(10), 4466-4474. https://europub.co.uk/articles/-A-109786