Design and Implementation of BISR for 3d Multiple SRAMS with Redundancies in a SOC
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 2, Issue 9
Abstract
Embedded memories contain several hundreds of memory cores which constitute a significant portion of the chip area for typical system-on-chip (SOC) designs. With the shrinking transistor size and aggressive design rules, memory cores are easily prone to manufacturing defects and reliability problems. As these circuits have higher complexity and more sharing signals than logic blocks, they have higher failure possibilities In order to solve this problem; designers usually add redundancy to embedded memories. Most of faults are single cell transient fault; the area of spare is effectively utilized by replacing defected cell with spare cell. Continuing advancements in semiconductor technology have made sure that the integrated circuit industry keeps following the Moore’s law, which predicts doubling the circuit density at a constant rate. This has been possible due to continuous scaling of CMOS transistor size and innovations in packaging. BISR is actually known and available for regular structures such as memory blocks, but is little difficult to implement on irregular logic. So the repairable memories play a vital role in improving the yield of chip.In this paper we present the efficient Reconfigurable Built-in Self Repair (Re BISR) circuit which increases repair rate. The proposed repair circuit is Reconfigurable for less area, used to repair multiple memories with different in size and redundancy. Built-in self-repair (BISR) techniques are widely used for enhancing the yield of embedded memories The techniques used for yield improvements in memories are Built In Self Test (BIST) and BIRA.BIST will verify the memory location by using MARCH CW algorithm .BIRA will perform built-in redundancy-analysis using BIRA algorithm for redundancy allocation A shared parallel BISR can test and repair multiple RAMs simultaneously. Typically, many RAMs with various sizes are included in an SOC. Memory designers usually employ efficient built-in redundancy-analysis (BIRA) algorithms which can costeffectively be realized with built-in circuitries that are required for BISR schemes. Which are done by using spare rows and/or spare columns and spare I/O
Authors and Affiliations
C. V. Keerthi Latha
Keywords
Related Articles
- EP ID EP106432
- DOI -
- Views 74
- Downloads 0
EXPERIMENTAL INVESTIGATION OF CHF ENHANCEMENT USING NANOFLUIDS (CuO) IN SUBCOOLED POOL BOILING
Transferring a large amount of energy to/from a system has always been a challenge in cooling/heating systems as well as power cycles and refrigerants. Boiling phenomena is a key method for removing the heat from t...
IMAGE COMPRESSION WITH TILING USING HYBRID KEKRE AND HAAR WAVELET TRANSFORMS
In today’s life with the increasing use of digital data in every field every organization has to handle large amount of data. To store this digital data, large disk space is needed. In recent years a lot of resear...
AN EXPERIMENTAL ANALYSIS ON C.I ENGINE FUELED WITH BLENDS OF PONGAMIA BIODIESEL
This paper investigates the performance and emission of a C.I. engine fueled with various blends of esters of Pongamia oil. In this experiment, transesterification process was done using different alcohols and cat...
STUDY AND ANALYSIS OF A ROUTING IN VEHICULAR AD HOC NETWORKS
In this article, we introduce the new emerging technology to achieve smart communications and the efficiency of the inter-vehicle throughput. These characteristics can be achieved only by the special network techno...
DESIGN AND ANALYSIS OF COMPRESSION SPRING USED IN AUTOMOTIVES
Springs are mainly used as members absorbing shock energy as well as for restoring the initial position of a part upon displacement for initiating a given function. Compression springs are helical coil springs tha...