DESIGN AND IMPLEMENTATION OF ELECTROCARDIOGRAM (ECG) SIGNAL GENERATOR BASED ON FPGA
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 0, Vol 4, Issue 11
Abstract
This paper offers a hardware design to produce a programmable ECG-channels signal generator using only a Field Programmable Gate Array (FPGA) and a small number of passive external components. The FPGA is used to create a new technique using linearised pulse width modulation (PWM) scheme, which would not be possible with other alternatives technologies such as a microcontroller. This system can be used in the testing of multi-inputs ECG system without needing to use a human or extra testing cost. This approach is developed to improve accuracy of the signal waveform without increasing the hardware or complexity, the overall system takes up only 30% of the available FPGA slices. The system described has applicability in other areas where multiple, time skewed and low voltage signals are required. The waveform signal for each channel can be modified easily to match the need of the application. The application of ECG generator has many advantages such as reducing the test time and simplifies the use of ECG signals without need for invasive and non-invasive methods.
Authors and Affiliations
Dr. A. I. Al-Shueli *
Keywords
Related Articles
- EP ID EP106569
- DOI -
- Views 77
- Downloads 0
Monitoring of Ambient Air Quality in India - A Review
Air pollution is a serious problem all over the world which causes terrific loss to human health and other living being. Sulphur Dioxide(SO2),Nitrogen Dioxide(NO2),Particulate Matter (PM2.5, PM10), Ozone(O3), Lead...
Design Of Compact Lowpass Filter with Wide Stopband using I-Shape
This paper presents a compact micro strip stepped-impedance low pass filter with ultra-wide stop band by using I-shape. Ground plane is etched with I shape. In this case, an wide stop band is achieved using Defect...
A Review on Adaptive Approach for Degraded Document Binarization
This paper deals with an adaptive approach for binarization and enhancement of degraded documents. considerate the text from badly degraded document image is very difficult job due to high variations between the...
SPAA AWARE ERROR TOLERANT 32 BIT ARITHMETIC AND LOGICAL UNIT FOR GRAPHICS PROCESSOR UNIT
Arithmetic and logical unit are responsible for all computationally intensive task which determines the speed and reliability of a processor. In other word we can say ALU is the brain of a processor. Nowadays every porta...
STRUCTURAL ANALYSIS OF TRUCK CHASSIS USING FINITE ELEMENT METHOD
This paper aims to redesign a modified chassis for truck by keeping the material and dimension similar and using ‘I’ cross section area instead of ‘C’ resulted in more safer stresses than ‘C’ and the material used...