Design and Implementation of HDLC Controller by Using Crc-16
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 1
Abstract
ABSTRACT: HDLC controller megacell is a high performance module for the bit oriented, switched, non-switched packet transmission module. The controller fulfills the specifications according to ITU q.921, X.25 level 2 recommendations. It supports half duplex and full duplex communication lines, point-to-point and multipoint channels. Furthermore, the controller is designed to permit synchronous, code transparent data transmission. The control information is always in the same position and specific bit patterns used for control differ dramatically from those representing data that reduces the chances of errors. The data stream and transmission rate is controlled by the network node. In this paper, we have designed, simulated and implemented HDLC controller .This design is coded in a hardware description language (VHDL). The function of coded design is to simulate on simulation software (e.g. modelsim). After simulation, the design is synthesized and translated into a structural architecture, in terms of the components on the target FPGA device (Spartan 3) and perform the post-translate simulation in order to ensure the proper functioning of the design after translation. After the successful simulation of the post-translate model, the design is mapped to the existing slices of the FPGA and the post-map model simulated. The post-map model does not include the routing delays. The objective of this paper is to run the programmed FPGA at frequency i.e. it Operates up to 155.52 Mbits/s data rates.In this paper, we implemented the various HDLC controllers for 16-bit address, 8 bit data and 16 bit CRC Check, simulation result for final output at the receiver end for 8-bit data16-bit address and 16-bit CRC, with bit stuffing and removal of error in HDLC.
Authors and Affiliations
Gaurav Chandil
Keywords
Related Articles
- EP ID EP161677
- DOI -
- Views 120
- Downloads 0
Power System Stability Enhancement Using Static Synchronous Series Compensator (SSSC)
This paper investigates the problem of controlling and modulating power flow in a transmission line using a Synchronous Static Series Compensator (SSSC). The studies, which include detailed PWM techniques controlle...
A Study of Secure Efficient Ad hoc Distance Vector Routing Protocols for MANETs
A mobile ad hoc wireless network (MANET) consists of a number of wireless mobile nodes that are capable of communicating with each other without the use of a network infrastructure or any centralized administration...
GIS based Road Network Assessment using Open source Technology
Finding one’s way with a map is a relatively recent phenomenon. In pre-modern times, maps were used, if at all, mainly for planning journeys in advance, not for guiding travelers on the road. The app “Road Factor”, bu...
Design &Analysis of Waste Heat Recovery System for Domestic Refrigerator
Heat is energy, so energy saving is one of the key matters from view point of fuel consumption and for the protection of global environment. So it is necessary that a significant and concrete effort should be mad...
High Heat Flux Micro-Electronics Cooling
Abstract: The temperature of an electronics device rises fairly linearly with increasing device heat flux. This relationship is especially problematic for defense electronics, where heat dissipation is projected to...