Design and Implementation of HDLC Controller by Using Crc-16

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 1

Abstract

 ABSTRACT: HDLC controller megacell is a high performance module for the bit oriented, switched, non-switched packet transmission module. The controller fulfills the specifications according to ITU q.921, X.25 level 2 recommendations. It supports half duplex and full duplex communication lines, point-to-point and multipoint channels. Furthermore, the controller is designed to permit synchronous, code transparent data transmission. The control information is always in the same position and specific bit patterns used for control differ dramatically from those representing data that reduces the chances of errors. The data stream and transmission rate is controlled by the network node. In this paper, we have designed, simulated and implemented HDLC controller .This design is coded in a hardware description language (VHDL). The function of coded design is to simulate on simulation software (e.g. modelsim). After simulation, the design is synthesized and translated into a structural architecture, in terms of the components on the target FPGA device (Spartan 3) and perform the post-translate simulation in order to ensure the proper functioning of the design after translation. After the successful simulation of the post-translate model, the design is mapped to the existing slices of the FPGA and the post-map model simulated. The post-map model does not include the routing delays. The objective of this paper is to run the programmed FPGA at frequency i.e. it Operates up to 155.52 Mbits/s data rates.In this paper, we implemented the various HDLC controllers for 16-bit address, 8 bit data and 16 bit CRC Check, simulation result for final output at the receiver end for 8-bit data16-bit address and 16-bit CRC, with bit stuffing and removal of error in HDLC.

Authors and Affiliations

Gaurav Chandil

Keywords

Related Articles

 Planning and Designing a Stand Alone Solar Power System for Multi-Building Organization

 The purpose of this project is to discover ways to produce energy with alternate sources. This presents current status, major achievements and future aspects of solar energy in India and evaluation of current e...

 A Study of Secure Efficient Ad hoc Distance Vector Routing Protocols for MANETs

 A mobile ad hoc wireless network (MANET) consists of a number of wireless mobile nodes that are capable of communicating with each other without the use of a network infrastructure or any centralized administration...

 ATC Determination for Different Transactions Using ACPTDF

 Abstract: A fair competition needs open access and nondiscriminatory operation of the transmission network. Open access to the transmission system places an emphasis on the intensive use interconnected network reli...

 QSAR Study for a Series of 31 Peptide-Mimetic Analogues with the Ability to Inhibit HIV-1 Protease Using Receptor Surface Analysis

 Abstract: The quantitative structure–activity relationship analysis of a set of 31 peptide- mimetic analogues of HIV – 1 protease inhibitors was performed by receptor surface analysis. RSA is a useful tool in situa...

he Effect of Varying the Composition of Phosphorus on the Microstructure and Mechanical Properties of Tin-Bronze Alloys

 An investigation was carried out to assess the effect of phosphorus addition on copper- tin alloys. However, the effect of an increase in phosphorus above 0.25% has received little or no attention. Much effort has...

Download PDF file
  • EP ID EP161677
  • DOI -
  • Views 129
  • Downloads 0

How To Cite

Gaurav Chandil (2013).  Design and Implementation of HDLC Controller by Using Crc-16. International Journal of Modern Engineering Research (IJMER), 3(1), 12-18. https://europub.co.uk/articles/-A-161677