Design and Simulation of Dct Chip In Vhdl and Application in Watermark Extraction

Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2014, Vol 16, Issue 3

Abstract

 Abstract: The paper presented the design, modeling and chip implementation of 2D Discrete Cosine Transform (DCT) domain for copyright protection of images, as digital watermarking chip. Recent improvement in computational world and the proliferation of the Internet have facilitated and demanded the production and distribution of unauthorized copies of copyrighted digital contents. The research work involved simulations and synthesis of VHDL code utilizing recent FPGA families of Xilinx, SPARTEN 3E. It is achieving the most demanding real-time requirements of some standardized frame resolutions and rates. The simulation and Synthesis results for 8-point DCT implementations indicate operating frequencies of 50 MHz, and 60 MHz for Xilinx ISE Environment and functional check using Modelsim 10.1 b software.

Authors and Affiliations

Nirabh Agarwal , Arpit Jain , Prof. Sanjeev Sharma

Keywords

Related Articles

 Database Applications in Analyzing Agents

 Abstract: There are many situations in which two or more agents (e.g., human or computer decision makers)interact with each other repeatedly in settings that can be modeled as repeated stochastic games. In suchsitu...

 Survey on Intrusion Detection System in Heterogeneous WSN Using Multipath Routing

[i]In this paper, we propose an survey on heterogeneous wireless sensor network (HWSN) and how the efficiency and redundancy management is exploit in the various methods .Here timeliness and security are main concern to...

 Investigating ATM System Accessibility for People with Visual  Impairments

 The aim of this paper is to draw attention for the evaluation of the accessibility and usability of Automated Teller Machine (ATM) systems from the point of view of visually impaired persons. It suggests that &n...

Role of Fuzzy Set in Students’ Performance Prediction

Abstract: We can use educational data mining to predict student’ performance on the basis of different attribute. In this paper, the classification task is used to predict the result of students. Decision tree (DT) learn...

Uses of Genetic Algorithm in Cryptanalysis of RSA

Abstract : The information system security is nowadays paramount, it is for what we are focused in our research to talk about a basic of security which is cryptography, and specially about RSA algorithm, a system of codi...

Download PDF file
  • EP ID EP88643
  • DOI 10.9790/0661-16345964
  • Views 130
  • Downloads 0

How To Cite

Nirabh Agarwal, Arpit Jain, Prof. Sanjeev Sharma (2014).  Design and Simulation of Dct Chip In Vhdl and Application in Watermark Extraction. IOSR Journals (IOSR Journal of Computer Engineering), 16(3), 59-64. https://europub.co.uk/articles/-A-88643