Design and Simulation of Dct Chip In Vhdl and Application in Watermark Extraction

Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2014, Vol 16, Issue 3

Abstract

 Abstract: The paper presented the design, modeling and chip implementation of 2D Discrete Cosine Transform (DCT) domain for copyright protection of images, as digital watermarking chip. Recent improvement in computational world and the proliferation of the Internet have facilitated and demanded the production and distribution of unauthorized copies of copyrighted digital contents. The research work involved simulations and synthesis of VHDL code utilizing recent FPGA families of Xilinx, SPARTEN 3E. It is achieving the most demanding real-time requirements of some standardized frame resolutions and rates. The simulation and Synthesis results for 8-point DCT implementations indicate operating frequencies of 50 MHz, and 60 MHz for Xilinx ISE Environment and functional check using Modelsim 10.1 b software.

Authors and Affiliations

Nirabh Agarwal , Arpit Jain , Prof. Sanjeev Sharma

Keywords

Related Articles

Effective query processing techniques for heterogeneous application data

In the different application environment, in order to a chievea effective query processing result stechniques are required. This type of effective query processing result techniques are implementing in order to different...

Image Denoising with Wavelet Based Thresholding

Abstract: Image processing is a field that continues to grow, with new applications being developed at an ever increasing pace. Image Denoising is an important part of image processing and computer vision problems. The...

 CTV: Consistent Trust Value through Data Drop Monitoring Parameters Based Malicious Behaviour Detection in MANET

 Abstract: Growth of wireless technologies with its increased user demands of applications makes this area more vulnerable for attackers and intruders. The attacker continuously trying to affects the communication a...

 A Smart and Wearable Cardiac Healthcare System with Monitoring of Sudden Fall for Elderly and Post-Operative Patients

Abstract: The dominance of chronic diseases, driven by an increasingly aging population with a new health paradigm that emphasizes early finding, early diagnosis and early treatment, is highly recommended. Especially, Ca...

Design and Implementation of Thresholding Algorithm based on MFR for Retinal Fundus Images

Abstract: In this paper, the entropy of maximum filter response (MFR) is applied followed by normalization and thresholding for retinal fundus image is used. The performance of our proposed method has been assessed on 23...

Download PDF file
  • EP ID EP88643
  • DOI 10.9790/0661-16345964
  • Views 123
  • Downloads 0

How To Cite

Nirabh Agarwal, Arpit Jain, Prof. Sanjeev Sharma (2014).  Design and Simulation of Dct Chip In Vhdl and Application in Watermark Extraction. IOSR Journals (IOSR Journal of Computer Engineering), 16(3), 59-64. https://europub.co.uk/articles/-A-88643