Design of Fir Filter Using Area and Power Efficient Truncated Multiplier

Abstract

 This paper describes the design of Finite Impulse Response (FIR) using the rounded truncated multiplier which offers diminution in area, delay, and power. This anticipated method finally reduces the number of full adders and half adders during the tree reduction in the multiplier block. LSB and MSB is the output form of this multiplier. Deletion, reduction, truncation, rounding and final addition are the operations performed to compress the LSB part. When this scheme is followed the truncation error does not exceeds 1 ulp (unit of least position). So it does not necessitate any error compensation circuits, and the final output will be precised. The proposed filter using truncated multiplier will be designed using VHDL and simulated using ISE Simulator (ISIM).It achieves best area and power result when compared with previous FIR design approaches. General Terms: Digital signal processing, bit width optimization,VLSI design.

Authors and Affiliations

R. Ambika*1,

Keywords

Related Articles

 Determination of Antimicrobial Activity and Production of Biosurfactant by Pseudomonas Aeruginosa Using Mustard Oil as Carbon Source

 Biosurfactants are amphiphilic compounds produced by microorganisms as secondary metabolite. Biosurfactants are microbially produced surface active agents and occur in nature as chemical entities such as glycolip...

Survey on Secure Cooperation Mechanisms on Multihop Cellular Networks

Multihop Cellular Networks (MCN) combines the power of single hop networks and ad hoc networks. Data transmission in MCN is through the different hops of the networks. Due to this factor MCN hinge on the cooperation of...

THE EXPOSURE OF REGULAR READING TO ENHANCE SELF LEARNING TECHNIQUES IN REAL TIME SITUATIONS FOR SECOND LANGUAGE LEARNERS

Language is a means of communication to share our ideas, thoughts to access the related information in the fields of science and technology, business, trade, commerce etc., Many scientific inventions, discoveries and en...

 FPGA Implementation of (15, 7) BCH Encoder and Decoder for Audio Message

 In a communication channel, noise and interferences introduce the bit errors during the transmission of the digital message. To get the error free communication, error control codes are used. This paper discusses...

INCREDIBLE INNOVATION IN VISIBLE LIGHT COMMUNICATION - LIGHT FIDELITY (LI - FI)

ight Fidelity (Li - Fi), high speed communication and networking variant of Visible Light Communication (VLC , aims to utilize a vast amount of unused electromagnetic spectrum in the visible light region. It provid...

Download PDF file
  • EP ID EP158817
  • DOI -
  • Views 83
  • Downloads 0

How To Cite

R. Ambika*1, (30).  Design of Fir Filter Using Area and Power Efficient Truncated Multiplier. International Journal of Engineering Sciences & Research Technology, 3(3), 1311-1315. https://europub.co.uk/articles/-A-158817