Design of High Speed Based On Parallel Prefix Adders Using In FPGA

Abstract

 The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be focused on improving the power-delay performance of the adder. In VLSI implementations, parallel-prefix adders(also known as carry-tree adders) are known to have the best performance. However,this performance advantage does not translate directly into FPGA implementations due to constraints on logic block configurations and routing overhead. This paper investigates three types of carry-tree adders (the Kogge-Stone, sparse Kogge-Stone, and spanning tree adder) and compares them to the simple Ripple Carry Adder (RCA). These designs of varied bit-widths were implemented on a Xilinx Virtex 5 FPGA and delay values were taken from static timing analysis of synthesis results obtained from Xilinx ISE design suite 10.1. Due to the presence of a fast carry-chain, the RCA designs exhibit better delay performance up to 64 bits. The carry- tree adders have a speed advantage over the RCA as bit widths approach 256.

Authors and Affiliations

B Pullarao

Keywords

Related Articles

 SURVEY ON DIFFERENT STEGANOGRAPHY TECHNIQUES

 The paper describes short survey on different steganography techniques for an image in spatial and transform domains and steganalysis techniques for hide the secret message. The strong and weak points of these tec...

 NUMERICAL SIMULATION AND OPTIMIZATION FOR THERMAL COMFORT IN CAR

 To find the most manipulating factors in this paper, steps are to be followed to get the substantial results. A quality review has been performed in this paper so that researcher gets the clue about related parame...

 Load Prediction on Grid: a Survey

 Grid computing is a term referring to the association of computer assets from multiple administrative domains to reach a common goal. The grid can be thought of as a distributed system with non a large number of...

Realization of Change of Hysteresis and Eddy Current Losses, with Change of Electrical Parameters, by using Matlab and Simulink

Hysteresis and Eddy current losses are most common losses occurring in static and rotating electrical machines. These losses depend on different variable and constant parameters. In this article, we will discuss variat...

 A Review of Image Fusion Methods

 Image fusion is the process of combining relevant information from two or more images into a single image. The resulting image will be more informative than any of the input images. There are many image fusion me...

Download PDF file
  • EP ID EP95530
  • DOI -
  • Views 83
  • Downloads 0

How To Cite

B Pullarao (30).  Design of High Speed Based On Parallel Prefix Adders Using In FPGA. International Journal of Engineering Sciences & Research Technology, 2(12), 3675-3678. https://europub.co.uk/articles/-A-95530