Design of Low Power One-Bit Hybrid-CMOS Full  Adder Cells

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5

Abstract

 The aim of our work is to evaluate the performance of One-bit Hybrid full adder cell. To achieve a good-drivability, noise-robustness, and low energy operations for deep-sub micrometer, we explore Hybrid-CMOS style design. HybridCMOS design styles utilize various CMOS logic style circuit to build new Full Adder with desired performance. This Full Adder is categorized into three modules. We compared the proposed Full Adder cell with conventional static CMOS logic styles Adder Cells like C-CMOS, CPL, TFA, TGA and with some hybrid cells at different Load condition. Each Cell showed different power consumption, Delay, PDP and driving capability. The circuits being studied are optimized for energy efficiency at 0.18um CMOS process Technology

Authors and Affiliations

Sushil B. Bhaisare1 , Sonalee P. Suryawanshi2 , Sagar P. Soitkar

Keywords

Related Articles

Cost-effective Perturb and Observe MPPT Method using Arduino Microcontroller for a Standalone Photo Voltaic System

There has been tremendous advancements in the field of electronics recently. This had led to the realization of the hardware for the techniques like Maximum Power Point Tracking (MPPT). Low cost and simplicity are import...

 Critical Causes of Delay in Residential Construction Projects: Case Study of Central Gujarat Region of India

 Delays are unique one in every of the largest issues construction companies are facing today. Delays will result in several negative effects like lawsuits between house owners and contractors, exaggerated prices, l...

Advanced Technology of Automated Storage and Retrieval System Using PLC Integration

This article proposes an highly developed fully automatic ASRS (automatic storage and retrieval system). This main material management support system is generally used for storing and retrieving the unprocessed materials...

License Plate Localization: A Review

Automated License Plate Recognition (ALPR) has turned out to be an important research issue in recent years, which is a famous Intelligent Transport System. License Plate Localization is the core module of License Plate...

Effect of Reinforcement on Abrasive wear of Different Aluminium based Metal Matrix Composite-A Review

Aluminium alloys are the most widely used nonferrous materials in engineering applications owing to their attractive properties such as high strength to weight ratio, good ductility, excellent corrosion resistance, avail...

Download PDF file
  • EP ID EP135795
  • DOI -
  • Views 124
  • Downloads 0

How To Cite

Sushil B. Bhaisare1, Sonalee P. Suryawanshi2, Sagar P. Soitkar (2013).  Design of Low Power One-Bit Hybrid-CMOS Full  Adder Cells. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(5), 1810-1814. https://europub.co.uk/articles/-A-135795