Design of Vedic Multiplier for Digital Signal Processing Applications

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 7

Abstract

 Multiplier is one of the most important part in any processor speed which improves the speed of the operation like in special application processors like Digital Signal Processor (DSPs).To Increase the speed of operation we should take care of the precision previously we used the floating point multipliers which were consume more silicon area and take more clock frequency than fixed point (Qformat) multipliers. Now we propose a method which is faster multiplication technique by using Vedic mathematics formula Urdhava Tiryakbhyam method which means vertically and cross wire. All the operations in Vedic multiplier were executed concurrently and also we will get the output same as input bit length so Vedic multiplier is time, space and power efficient .The coding is done for 16- bit (Q-15) and 32-bit (Q-31) fractional fixed point multiplications using Verilog and synthesized using Xilinx ISE version 14.3. Further the speed comparisons of this multiplier with Normal Booth multiplier were presented. The results clearly show that our Urdhava Tiryakbhyam multiplier can have great amount of impact on the DSP applications to improve the execution speed of the DSP processors when compared to other multipliers.

Authors and Affiliations

R. Naresh Naik1 , P. Siva Nagendra Reddy2 , K. Madan Mohan

Keywords

Related Articles

 Remote Sensing: Essentials and Applications

 Remote sensing has been developed from earlier technologies such as surveying, photogrammetry, cartography, mathematics and statistics. In 1970s, first remote sensing satellite Landsat -1 was launched which provide...

A Proposed Online Approach of English and Punjabi Question Answering

This paper discusses a proposed technique of question answering for on line English and Punjabi text. Initially this system takes question as input text written by user. Then stop words are removed from input question. A...

High Speed Matrix Multiplication Implementation Using Field Programmable Gate Array

Matrix operations are commonly used in almost all areas of scientific research. Matrix multiplication has significant application in the areas of graph theory, numerical algorithms, signal processing, and digital control...

 A Review of K-mean Algorithm

 Cluster analysis is a descriptive task that seek to identify homogenous group of object and it is also one of the main analytical method in data mining. K-mean is the most popular partitional clustering method. In...

A Full swing Ex-OR/Ex-NOR Gate Circuit Using Pass Transistor Logic with Five Transistors

The Ex-OR/Ex-NOR gates are the basic building blocks of various digital system applications like adder, comparator, and parity generator/checker and encryption processor. This paper proposes a 5T full swing pass transist...

Download PDF file
  • EP ID EP98733
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

R. Naresh Naik1, P. Siva Nagendra Reddy2, K. Madan Mohan (2013).  Design of Vedic Multiplier for Digital Signal Processing Applications. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(7), 3025-3030. https://europub.co.uk/articles/-A-98733