Design of Vedic Multiplier for Digital Signal Processing Applications

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 7

Abstract

 Multiplier is one of the most important part in any processor speed which improves the speed of the operation like in special application processors like Digital Signal Processor (DSPs).To Increase the speed of operation we should take care of the precision previously we used the floating point multipliers which were consume more silicon area and take more clock frequency than fixed point (Qformat) multipliers. Now we propose a method which is faster multiplication technique by using Vedic mathematics formula Urdhava Tiryakbhyam method which means vertically and cross wire. All the operations in Vedic multiplier were executed concurrently and also we will get the output same as input bit length so Vedic multiplier is time, space and power efficient .The coding is done for 16- bit (Q-15) and 32-bit (Q-31) fractional fixed point multiplications using Verilog and synthesized using Xilinx ISE version 14.3. Further the speed comparisons of this multiplier with Normal Booth multiplier were presented. The results clearly show that our Urdhava Tiryakbhyam multiplier can have great amount of impact on the DSP applications to improve the execution speed of the DSP processors when compared to other multipliers.

Authors and Affiliations

R. Naresh Naik1 , P. Siva Nagendra Reddy2 , K. Madan Mohan

Keywords

Related Articles

Gender Recognition from Model’s Face Using SVM Algorithm

This paper presents a method for Gender Recognition using Support Vector Machine (SVM).This System consists of two stages – Feature Extraction and SVM Classification. In Feature Extraction we separate out eyes nose and m...

An Analysis on Implementation of Leach Protocol

Wireless sensor network consists of set of sensor nodes which is widely used in monitoring purposes. In order to increase the wireless sensor network life time various protocol was developed. In this paper presents a com...

 Application Layer Based Packet Analysis And Intrusion Detection

 Network forensics is basically a new approach when it comes to the network information security, because the IDS and firewall cannot always discover and stop the misuse in the whole network. This proposed work is u...

 A Comparison of Decision Tree Algorithms For UCI Repository Classification

 The development of decision tree algorithms have been used for industrial, commercial and scientific purpose. However, the choice of the most suitable algorithm becomes increasingly difficult. In this paper, we pre...

 Review of PPM, a Traceback Technique for Defending Against DDoS Attacks

 Distributed denial-of-service (DDoS) is a swiftly growing problem. Denials of Service (DoS) attacks add up to one of the major fear and among the hardest security problems in today’s Internet. DDoS attacks are more...

Download PDF file
  • EP ID EP98733
  • DOI -
  • Views 120
  • Downloads 0

How To Cite

R. Naresh Naik1, P. Siva Nagendra Reddy2, K. Madan Mohan (2013).  Design of Vedic Multiplier for Digital Signal Processing Applications. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(7), 3025-3030. https://europub.co.uk/articles/-A-98733