Design of Vedic Multiplier for Digital Signal Processing Applications
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 7
Abstract
Multiplier is one of the most important part in any processor speed which improves the speed of the operation like in special application processors like Digital Signal Processor (DSPs).To Increase the speed of operation we should take care of the precision previously we used the floating point multipliers which were consume more silicon area and take more clock frequency than fixed point (Qformat) multipliers. Now we propose a method which is faster multiplication technique by using Vedic mathematics formula Urdhava Tiryakbhyam method which means vertically and cross wire. All the operations in Vedic multiplier were executed concurrently and also we will get the output same as input bit length so Vedic multiplier is time, space and power efficient .The coding is done for 16- bit (Q-15) and 32-bit (Q-31) fractional fixed point multiplications using Verilog and synthesized using Xilinx ISE version 14.3. Further the speed comparisons of this multiplier with Normal Booth multiplier were presented. The results clearly show that our Urdhava Tiryakbhyam multiplier can have great amount of impact on the DSP applications to improve the execution speed of the DSP processors when compared to other multipliers.
Authors and Affiliations
R. Naresh Naik1 , P. Siva Nagendra Reddy2 , K. Madan Mohan
Keywords
Related Articles
- EP ID EP98733
- DOI -
- Views 114
- Downloads 0
Implementation of Hamming code using VLSI
This paper tries to explain the implementation of hamming code using VLSI. In the present world the field of communication has got many applications, and in every field the data is encoded at the transmitter and tr...
Stability of Voltage using Different Control strategies In Isolated Self Excited Induction Generator for Variable Speed Applications
In this paper analysis of the operation of a standalone self-excited induction generator and its control of voltage and frequency for variable speed applications has been made. The limitation of standalone wind ene...
Effect of Fly Ash and Steel Fibre on Portland Pozzolana Cement Concrete
This paper presents the result of an experimental investigation carried out to evaluate the mechanical properties of concrete with steel fibre and steel fibre fly ash in which portland pozzolana cement was partially repl...
Optimal Location and Sizing of Static Var Compensator (SVC) by Particle Swarm Optimization (PSO) Technique for Voltage Stability Enhancement and Power Loss Minimization
In recent years, the transmission lines are operated under the heavily stressed condition, hence there is a risk of consequent voltage instability in the power network. There is a multi-functional control device wh...
Various Packet Size on Different MANET Routing Protocols
Mobile ad-hoc networks (MANET’S) are autonomously self-organized networks without infrastructure support. Each device in a MANET is free to move independently in any direction, and will therefore change its links t...