Efficient Implementation of Low Power 2-D DCT Architecture
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5
Abstract
This Research paper includes designing a area efficient and low error Discrete Cosine Transform. This area efficient and low error DCT is obtained by using shifters and adders in place of multipliers. The main technique used here is CSD (Canonical Sign Digit) technique.CSD technique efficiently reduces redundant bits. Pipelining technique is also introduced here which reduces the processing time.
Authors and Affiliations
Kalyan K, G. V. K. S. Prasad
Microcontroller Based Automatic Sprinkler Irrigation System
Microcontroller based Automatic Sprinkler System is a new concept of using intelligence power of embedded technology in the sprinkler irrigation work. Designed system replaces the conventional manual work involved...
Remote Access and Dual Authentication for Cloud Storage
Cloud computing is an emerging technology, which provides services over internet such as software, hardware, network and storage. The key role for cloud computing is virtualization which reduces the total cost and gives...
Power Quality Improvement Using Active and Passive Power Filters
Power quality standards (IEEE-519) compel to limit the total harmonic distortion within the acceptable range. Active power filter which has been used there monitors the load current constantly and continuous...
Vibration Analysis of Multiple Cracked Shaft
Crack in component if undetected may lead to catastrophic failure of the component. The cracked rotor problem received the first attention in 1970 and after that the interest among the researchers started. The vibr...
Turbocharger Oil Sealing Design and Capability
turbocharger improves efficiency by using exhaust gas energy that would otherwise be lost and plays a huge role in meeting current & future fuel economy, performance goals and due to effective combustion...