Efficient Implementation of Low Power 2-D DCT Architecture

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5

Abstract

 This Research paper includes designing a area efficient and low error Discrete Cosine Transform. This area efficient and low error DCT is obtained by using shifters and adders in place of multipliers. The main technique used here is CSD (Canonical Sign Digit) technique.CSD technique efficiently reduces redundant bits. Pipelining technique is also introduced here which reduces the processing time.

Authors and Affiliations

Kalyan K, G. V. K. S. Prasad

Keywords

Related Articles

 Final open pit design for Monte Raso phosphate mine

A fundamental aspect in the development of any open-pit mining project is the determination of the mineable reserves and the respective design of the ultimate pit limits. The design of the ultimate pit is of prime import...

Bit Error Rate Analysis in WiMAX Communication at Vehicular Speeds using modified Nakagami-m Fading Model

At high vehicular speeds, rapid changes in surrounding environments, cause severe fading at the receiver, resulting a drastic fall in throughput and unless any proactive measure is taken to combat this problem, throughpu...

 Pathogenic Bacteria in Corals from Veracruz Reef System National Park

 The Veracruz Reef System National Park (PNSAV) is situated in front of Veracruz-Boca del Río and Antón Lizardo conurbation with approximately 65,516 hectares. In 1992 this reef system was declared a Natural Pro...

Remote Access and Dual Authentication for Cloud Storage

Cloud computing is an emerging technology, which provides services over internet such as software, hardware, network and storage. The key role for cloud computing is virtualization which reduces the total cost and gives...

[b][i]Improving the Stability of Cascaded DC Power Supply System by Adaptive Active Capacitor Converter[/i][/b]

When all links are changes in the cascade is the corner of the shape in the dc division energy orbit (DEO). When resistances are intermission betwixt one by one stylish changes in that would possibly end up so...

Download PDF file
  • EP ID EP141620
  • DOI -
  • Views 100
  • Downloads 0

How To Cite

Kalyan K, G. V. K. S. Prasad (2013).  Efficient Implementation of Low Power 2-D DCT Architecture. International Journal of Modern Engineering Research (IJMER), 3(5), 3164-3169. https://europub.co.uk/articles/-A-141620