Empirical Study of 2-bit Fast Adder using Simon 2.0

Journal Title: IOSR Journals (IOSR Journal of Computer Engineering) - Year 2015, Vol 17, Issue 5

Abstract

Abstract : The present context of post CMOS era demands highly sophisticated low power consuming high speed novel integrated chips in nanometer region. SET (Single Electron Transistor) is eventually the highest priority indexed device that are to be incorporated largely in replacing today’s CMOS transistors. Several attempts have been made so far in mobilizing SET in designing future electronic circuits. One such attempt is being reported here in the present work. The target is to model an SET digital 2-bit fast adder to augment the speed of the super computers or large processing systems. Authors, here, have emphasized in deliberately integrating SET logics to design the 2-bit fast adder. A comparative study is annexed to advocate the incorporation of SET in near future.

Authors and Affiliations

Dr. J. Gope (MIEEE), , Tishya Sarma Sarkar, , Sreshtha Ray

Keywords

SET

Related Articles

 Cloudburst Predetermination System

Abstract: Cloudburst is a devastating disaster that usually occurs during rainy seasons at Himalayan regions.The recent floods in the ‘Kedarnath’ area, Uttarakhand are a classic example of flash floods in the MandakiniRi...

 MAC Protocols: A Review

 Mobile adhoc networks (MANETS) are infrastructureless networks which uses radio signals, to establish communication among mobile nodes. MANET media is open shared media, multiple mobile nodes may  access the...

 Efficient Techniques for Unauthorized Attacks with Time-Stamp

 Abstract: In many applications it is very useful to identify the unexpected activities on data with respect totime. Cyber security is one of the application area in which we are using intrusion detection system to...

 Secure Authentication System Using Video Surveillance

 Biometric person recognition for secure access to restricted data/services using PC with internet connection. To study, an application PC to be used as a biometric capturing device that captures the video and &n...

Download PDF file
  • EP ID EP117176
  • DOI -
  • Views 62
  • Downloads 0

How To Cite

Dr. J. Gope (MIEEE), , Tishya Sarma Sarkar, , Sreshtha Ray (2015).  Empirical Study of 2-bit Fast Adder using Simon 2.0. IOSR Journals (IOSR Journal of Computer Engineering), 17(5), 45-47. https://europub.co.uk/articles/-A-117176