Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology

Abstract

 Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in dynamic logic such as domino is often used in performance critical paths, to achieve high speeds where static CMOS fails to meet performance objectives. However, domino gates typically consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static CMOS gates. Keeping in view of the above stated problems in previous existing designs, novel energy-efficient domino circuit techniques are proposed. The proposed circuit techniques reduced the dynamic switching power consumption; short-circuit current overhead, idle mode leakage power consumption and enhanced evaluation speed and noise immunity in domino logic circuits. Also regarding performance, these techniques minimize the power-delay product (PDP) as compared to the standard full-swing circuits in deep sub micron CMOS technology. Also the noise immunity of the CMOS Domino circuits with various techniques and keepers are analyzed. Various noise sources are considered and noise immune domino logic is proposed.

Authors and Affiliations

Salendra. Govindarajulu, Dr. T. Jayachandra Prasad, C. Sreelakshmi, Chandrakala, U. Thirumalesh

Keywords

Related Articles

The Impact of E-Media on Customer Purchase Intention

In this research paper, authors investigated the social media (e-discussion, websites, online chat, email etc) parameters that have effect over the customers buying decisions. The research focused on the development of...

THE BITWISE OPERATIONS RELATED TO A FAST SORTING ALGORITHM

In the work we discuss the benefit of using bitwise operations in programming. Some interesting examples in this respect have been shown. What is described in detail is an algorithm for sorting an integer array with the...

The Performance of Individual and Ensemble Classifiers for an Arabic Sign Language Recognition System

The objective of this paper is to compare different classifiers’ recognition accuracy for the 28 Arabic alphabet letters gestured by participants as Sign Language and captured by two depth sensors. The accuracy results o...

MATURITY MODEL FOR IT SERVICE OUTSOURCING IN HIGHER EDUCATION INSTITUTIONS

The current success of organizations depends on the successful implementation of Information and Comunication Technologies (ICTs). Good governance and ICT management are essential for delivering value, managing technolog...

A Proposed Fuzzy Stability Model to Improve Multi-Hop Routing Protocol

Today’s wide spread use of mobile devices such as: mobile phones, tablets, laptops and many others had driven the wireless Mobile Network growth especially the Mobile Ad hoc Networks commonly referred to as MANETs. Since...

Download PDF file
  • EP ID EP160549
  • DOI -
  • Views 80
  • Downloads 0

How To Cite

Salendra. Govindarajulu, Dr. T. Jayachandra Prasad, C. Sreelakshmi, Chandrakala, U. Thirumalesh (2011).  Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology. International Journal of Advanced Computer Science & Applications, 2(4), 105-116. https://europub.co.uk/articles/-A-160549