FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL

Abstract

 This paper presents implementation of Digital PI (Proportional- Integral) filter on FPGA and reset loop filter for Digital Phase Locked Loops (DPLL). The PI filter is derived from control theory, known as “proportional + integral” action. The proportional controllers are commonly used in industry and it takes control action based on the present control errors. The paper aims to obtain proper FPGA implementation results of Digital PI filter for DPLL and in addition to it, a reset loop filter is designed which involves, damping the filter response to improve the overall locking performance in DPLL. VHDL programming language is used for coding and the software used is Libero ide v9.1. The designed Digital PI filter and reset loop filter or controller in VHDL is verified with FPGA implementation results.

Authors and Affiliations

Abhilasha N. S1

Keywords

Related Articles

 CLOUD COMPUTING WITH BIG DATA: A REVIEW

 Big data is a collection of huge quantities of data. Big data is the process of examining large amounts of data. Big data and Cloud computing are the hot issues in Information Technology. Big data is the one of th...

 A SURVEY ON NOISE REDUCTION TECHNIQUE BASED ON DIFFERENT NOISES

 Removal of Noise in the image is challenging task in Image processing. Now-a-days there are so many methods that are available to remove noise from digital images. This introduced noise by image enhancement method...

 Fingerprint and GSM based Security System

 The main purpose of this paper is to design and implement high security system. Security is a prime concern in our day-to-day life. Perhaps the most important application of accurate personal identification is s...

 Noise Cancellation in ECG Signals using Simplified Adaptive Filtering Techniques

 Heart related problems are increasing day by day and ECG signal are very important in diagnosis of heart related problems. There are various artifact which get added in these signals and changes the origina l sign...

 NATURAL CLUSTERING ANALYSIS

 Particle Swarm Optimization (PSO) is a biologically inspired computational search and optimization method based on the social behavior of birds flocking or fish schooling. A number of basic variations have been de...

Download PDF file
  • EP ID EP148395
  • DOI -
  • Views 76
  • Downloads 0

How To Cite

Abhilasha N. S1 (30).  FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL. International Journal of Engineering Sciences & Research Technology, 3(6), 745-748. https://europub.co.uk/articles/-A-148395