FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL

Abstract

 This paper presents implementation of Digital PI (Proportional- Integral) filter on FPGA and reset loop filter for Digital Phase Locked Loops (DPLL). The PI filter is derived from control theory, known as “proportional + integral” action. The proportional controllers are commonly used in industry and it takes control action based on the present control errors. The paper aims to obtain proper FPGA implementation results of Digital PI filter for DPLL and in addition to it, a reset loop filter is designed which involves, damping the filter response to improve the overall locking performance in DPLL. VHDL programming language is used for coding and the software used is Libero ide v9.1. The designed Digital PI filter and reset loop filter or controller in VHDL is verified with FPGA implementation results.

Authors and Affiliations

Abhilasha N. S1

Keywords

Related Articles

Synthesis, Growth and Characterization of N-(3-Nitrophenyl) Acetamide Crystal- Find it Optical Uses

Single crystals of N-(3-nitrophenyl)acetamide (3-NPA) were successfully grown by slow evaporation method at a constant temperature 32°C from acetone and methanol mixed solvent. The suitability of the selected mixed sol...

 PERFORMANCE ANALYSIS OF PWM ALGORITHMS FOR REDUCED COMMON MODE VOLTAGE IN DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVES

 This paper presents a novel near state PWM (NSPWM) algorithm for reduced common mode voltage (CMV) in direct torque controlled induction motor drives. In the proposed algorithm, active voltage vectors are used to p...

 A Protocol Design for Mobility Assisted Delay / Disruption Tolerant Network Nodes

 The paper entitled “A Protocol Design for Mobility Assisted Delay / Disruption Tolerant Network Nodes” mainly intends in designing a disruption tolerant network useful for challenged internet areas lacking “always...

 ALLOCATION OF SUBSCIBER NUMBERS FOR TELECOMMUNICATION USING INFORMIX-4GL

 The paper aims at creating an application for allocating numbers for a telecom company. The service provider gets the prefix from a regulatory body like TRAI. Based on that prefix the service provider has to gener...

 A Critical Analysis of Molten Salt Reactor (MSR) Safety Systems

 A criticality analysis of Molten Salt Reactor (MSR) safety systems is carried out in this research. These systems are design to work in the event of an accident scenario, where a solid freeze plug (frozen fuel sal...

Download PDF file
  • EP ID EP148395
  • DOI -
  • Views 64
  • Downloads 0

How To Cite

Abhilasha N. S1 (30).  FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL. International Journal of Engineering Sciences & Research Technology, 3(6), 745-748. https://europub.co.uk/articles/-A-148395