Implementation of Frequency Down Converter using Multiplier free filter on FPGA
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 4
Abstract
In a Communication system, especially in some applications where confidential data is to be communicated,wideband of signals are used. Also the bandwidth of the signal is frequently varied so that it is undetectable by the third person. In such cases to detect the signal a Wideband DDC with variable filter specifications is required. In this paper, an efficient way of designing and implementing a Wideband Digital down Converter has been discussed. Though the received signal is RF signal with high data rates an IF stage is used to frequency shift the signal to fixed IF which is the input to ADC. This is sampled and given as input to DDC. Signal extraction using DDC is presented in detail. It is shown that filter bandwidth varies by varies with decimation factor. Decimation range in this paper is 2 to 16384. Filtering is implemented in stages to obtain efficient response. Also, the reasons for choosing FPGA over ASSP’s to implement DDC are provided. Xilinx ISE 10.1 version software is used for simulating each block of DDC at system level testing and Chip Scope Pro Analyzer tool is used for board level testing. Vitex-5 FPGA with speed -2 is the hardware used for implementing the design.
Authors and Affiliations
K. S. Sushmitha#1, G. Vimala Kumari*2
Keywords
Related Articles
- EP ID EP114777
- DOI -
- Views 108
- Downloads 0
Experimental Investigation On Performance, Combustion Characteristics Of Diesel Engine By Using Cotton Seed Oil
Injection pressure plays an important role in the engine performance and emission control of internal combustion engines. Present work describes the experimental investigations carried on a four stroke single cylinder w...
A Study on performance evaluation of Reed Solomon Codes through an AWGN Channel model for an efficient Communication System
In wireless, satellite, and space communication systems, reducing error is critical. High bit error rates of the wireless communication system require employing various coding methods on the data transferred. Chann...
Role of Feature Reduction in Intrusion Detection Systems for Wireless Attacks
A lthough of the widespread use of the WLANs, it is still vulnerable for the availability security issues. This research presents a proposal Wireless Network Intrusion Detection System (WNIDS) which is use misuse and ano...
A Study on Power Saving and Secure WSN
wireless sensor network has a good future in many daily usage of a society system. WSN application is countless. Main benefit of this application is that we can implement in most of daily usage work. Security and power a...
A Study on Utilization Aspects of Stone Chips as an Aggregate Replacement in Concrete in Indian Context
The high consumption of raw materials by the construction sector, results in chronic shortage of building materials and the associated environmental damage. In the last decade, construction industry has been conduc...