Implementation of Frequency Down Converter using Multiplier free filter on FPGA

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 4

Abstract

 In a Communication system, especially in some applications where confidential data is to be communicated,wideband of signals are used. Also the bandwidth of the signal is frequently varied so that it is undetectable by the third person. In such cases to detect the signal a Wideband DDC with variable filter specifications is required. In this paper, an efficient way of designing and implementing a Wideband Digital down Converter has been discussed. Though the received signal is RF signal with high data rates an IF stage is used to frequency shift the signal to fixed IF which is the input to ADC. This is sampled and given as input to DDC. Signal extraction using DDC is presented in detail. It is shown that filter bandwidth varies by varies with decimation factor. Decimation range in this paper is 2 to 16384. Filtering is implemented in stages to obtain efficient response. Also, the reasons for choosing FPGA over ASSP’s to implement DDC are provided. Xilinx ISE 10.1 version software is used for simulating each block of DDC at system level testing and Chip Scope Pro Analyzer tool is used for board level testing. Vitex-5 FPGA with speed -2 is the hardware used for implementing the design.

Authors and Affiliations

K. S. Sushmitha#1, G. Vimala Kumari*2

Keywords

Related Articles

Improvement Tracking Dynamic Programming using Replication Function for Continuous Sign Language Recognition

In this paper we used a Replication Function (R. F.) for improvement tracking with dynamic programming. The R. F. transforms values of gray level [0 255] to [0 1]. The resulting images of R. F. are more striking and visi...

A Network Intrusions Detection System based on a Quantum Bio Inspired Algorithm

Network intrusion detection systems (NIDSs) have a role of identifying malicious activities by monitoring the behavior of networks. Due to the currently high volume of networks trafic in addition to the increased number...

 Speed Control of Induction Motor using Cycloconverter

 This method is used to control the speed of the induction motor .The speed control by this method is simple and can be made economical by using different methods to control the operation of cycloconverter which in...

 ZIGBEE Operated FPGA Based Nodes in Wireless Industrial Automation Monitoring and Control

 There has been a rapid growth in the extremes of Industrial Monitoring and Control, particularly in the domain of Automation processes. This is due to the extensive involvement of automation in every industry possi...

 Model Predictive Control: History and Development

 This paper traces the development of model predictive control technology over the years. An approximate genealogy of linear MPC algorithms has been explained.

Download PDF file
  • EP ID EP114777
  • DOI -
  • Views 126
  • Downloads 0

How To Cite

K. S. Sushmitha#1, G. Vimala Kumari*2 (2012).  Implementation of Frequency Down Converter using Multiplier free filter on FPGA. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 3(4), 495-501. https://europub.co.uk/articles/-A-114777