Implementation of Low Power and High Speed encryption Using Crypto-Hardware

Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 5

Abstract

 Cryptographic algorithms such as International Data Encryption Algorithm (IDEA) have found various applications in secure transmission of the data in networked instrumentation and distributed measurement systems. Modulo 2n +1 multiplier and squarer play a pivotal role in the implementation of such crypto-algorithms. In this work, an efficient hardware design of the IDEA (International Data Encryption Algorithm) using novel modulo 2n + 1 multiplier and squarer as the basic modules is proposed for faster, smaller and low-power IDEA hardware circuits. Novel hardware implementation of the modulo 2n + 1 multiplier is shown by using the efficient compressors and sparse tree based inverted end around carry adders is given. The novel modules are applied on IDEA algorithm and the resulting implementation is compared both qualitatively and quantitatively with the IDEA implementation using the existing multiplier/squarer implementations. Experimental measurement results show that the proposed design is faster and smaller and also consume less power than similar hardware implementations making it a viable option for efficient hardware  designs.Yet,despiteitssophistication,manyfutureattemptsat crackingDESshowedsignificant signsofsuccess.Forexample, thedistributive computing approachofspreadingcracking computationpoweroverthe Internet earnedRockeVerserandMichael  Sandersthe prize ofthe1997DESChallenge.DESChallenge II wasalso crackedthefollowingyear.WiththeinventionoftheElectronic FrontierFoundationDESCracker, itwasshownthat a 56-bit keyprotectionisinsufficient againstexhaustivesearchemployedwithtoday'stechnology.Therefore,there wasanurgentcallforastrongersecret-keyencryptionalgorithm.IDEAwasone ofthe algorithmstoanswerthatcall.

Authors and Affiliations

G. VijayaBharathi, K. VasuBabu,

Keywords

Related Articles

 Investigating Waste Water Treatment in a Closed Environment

 This paper focuses on the investigation of the claim of ‘The Sound and Environmental Water and Effluent Recycling company’ that water can be completely purified if a population of at least 10 organisms per cubic ce...

 Automation of Ration Shop Using Plc

 Automatic Ration Dispensing System presented here is an advanced system useful for the automatic & more efficient way of ration distribution. This project is designed to minimize the manual intervention in the...

Testing of Already Existing and Developing New Compaction Equations during Cold Die Compaction of Iron-1.05% Graphite Powder Blends

Powder Metallurgy (P/M) processing of materials to produce conventional P/M parts involve the compaction of the pre-determined mass of individual elemental, mixed elemental metal powders or alloy powders and or composite...

Turnstile S-Shaped Dipole and Swastika Wire Antennas for VHF and UHF Applications

New wire antennas are proposed, namely turnstile S -Shaped dipole and Swastika wire antenna. The radiation characteristics are obtained using the method of moments (MoM) with one-volt delta gap source and suitable dimens...

 Design, Simulation and Implementation of Flyback based, True Single Stage, Isolated, Power Factor Corrected AC-DC Converter for Solar Array Simulators

Presently most of the Power Factor correction circuits are based on boost topology. They consist of two  stages, one being the power factor correction (pre-regulator) and later DC-DC conversion stage. This paper pre...

Download PDF file
  • EP ID EP104646
  • DOI -
  • Views 133
  • Downloads 0

How To Cite

G. VijayaBharathi, K. VasuBabu, (2013).  Implementation of Low Power and High Speed encryption Using Crypto-Hardware. International Journal of Modern Engineering Research (IJMER), 3(5), 3020-3025. https://europub.co.uk/articles/-A-104646