Implementation of Low Power SAR ADC Architecture Using Dual Tail Comparator

Abstract

 The comparator is one of the fundamental building block in ADC applications This paper presents based on comparator analysis in the ADC design to optimize power and area, maximize speed and clock frequency. According to an analytical expressions, designers can obtain an intuition about the main contributors to the comparator delay and fully explore the tradeoffs in dynamic comparator is proposed in the circuit of a dual tail comparator. Dual tail comparator is modified for low power and fast operations even in small supply voltages by adding few transistors, positive feedback during the regeneration is strengthened, it results to reduce delay time in the layout simulation results by using CMOS technology analysis. Power consuming for comparator is 0.252 mW and reducing 50% of area of the architecture due transistor sizing using 180 nm method and also improving latch regeneration speed.

Authors and Affiliations

C. V . Shincy*

Keywords

Related Articles

 Leaf Recognition Algorithm Using MLP Neural Network Based Image Processing

 In this paper, we employ Multilayer Perceptron with image and data processing techniques and neural network to implement a general purpose automated leaf recognition. Sampling leaves and photoing them are low cos...

 Development and Study of Properties of Natural Fiber Reinforced Polyester Composites

 Fiber reinforced composites offer varied advantages in various applications. Today fiber composites aeronautically used in such diverse applications as automobiles, aircraft, space vehicles, offshore structures, c...

 Microstrip Antenna with Two Circular Grooves Corrugated in Ground Plane

 In this paper we present a proposed design of microstrip antenna with enhanced gain and radiation pattern by two circular grooves corrugated ground plane instead of no grooved ground plane conventional aperture-co...

Clustering Technique for Segmentation of Exudates in Fundus Image

Exudates are a category of lipid retinal lesions visible through optical fundus imaging, and indicative of diabetic retinopathy. we tend to propose a clustering-based methodology to phase exudates, using multi-space cl...

 EFFECT OF VARIOUS PROCESS PARAMETERS ON MATERIAL REMOVAL RATE ON MILD STEEL IN ELECTROCHEMICAL MACHINING

 Electrochemical Machining (ECM) is a modern machining process based on the principle of electrolysis and hence it is generally termed as the reverse process of electroplating. Having very good characteristic’s suc...

Download PDF file
  • EP ID EP143198
  • DOI -
  • Views 94
  • Downloads 0

How To Cite

C. V . Shincy* (30).  Implementation of Low Power SAR ADC Architecture Using Dual Tail Comparator. International Journal of Engineering Sciences & Research Technology, 3(4), 3051-3056. https://europub.co.uk/articles/-A-143198