Low Bit Rate Design and Implementation of BPSK Demodulation on FPGA
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2013, Vol 3, Issue 3
Abstract
This paper présents extended Works on BPSK Modulation at Low Bit Rate and also presents Simulation results and FPGA implementation of BPSK demodulation at Low Bit Rate 1200 bits/second on Altera Stratix III Development Board. Here Binary Sequence ,Carrier Frequency and sampling frequency are user controllable in BPSK modulation that was designed already. So this paper present Design of BPSK Demodulation which demodulate pattern comes at output of BPSK odulation at 1200 bits/second. BPSKemodulationechniquewasanalyzedusingQuartusII9.1Complier.DesignofBPSKDemodulationiscompleted using VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL). In BPSK Design one Mega Function ROM is used .BPSK Demodulation was done in Continuous mode. Here system Performance is measured in Noise by measuring BER of system and comparing BER performance to Ideal Theoretical performance
Authors and Affiliations
Nehal A. Ranabhatt
Keywords
Related Articles
- EP ID EP98685
- DOI -
- Views 119
- Downloads 0
A Review on Brain Disorder Segmentation in MR Images
Brain tumor is one of the major causes of death among people. It is evident that the chances of survival can be increased if the tumor is detected and classified correctly at its early stage. Magnetic resonance (MR...
Optimization of Capacity Utilization in a Manufacturing Industry – A Case Study
In today’s competitive market, every organization is striving hard to excel to utilize capacities effectively which determines the position of the organization in the Market. To achieve effective utilization a...
An Overview of Disarray in Nonlinear Active Suspension System under Random Road Excitation with Time Delay
Since the vehicle dynamics is concerned with controllability and stability of vehicle, it is important in design of a ground vehicle. The modeling of the vehicle with the analysis of the dynamic response of the mathemati...
BER Performance for Convalutional Code with Soft & Hard Viterbi Decoding
Viterbi decoding has a fixed decoding time. It is well suited to hardware decoder. Hear we proposed Viterbi algorithm with Decoding rate 1/3. Which dynamically improve performance of the channel.