Low Power Design and Simulation of 7T SRAM Cell using various Circuit Techniques

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5

Abstract

 Low power memory is required today most priority with also high stability. The power is most important factor for today technology so the power reduction for one cell is vital role in memory design techniques. In this paper we introduced some design circuit techniques for low power design. Leakage current in standby mode is the major part of power loss. We concentrate on the technique that to reduced the leakage current in standby mode. The one CMOS transistor leakage current due to various parameter is the vital role of power consumption. The CMOS leakage current at the process level can be decreased by some implement on deep sub micron method. The circuit level technique is reduced power consumption at very high level. In this paper we simulate the 7T SRAM cell using many techniques both circuit level, process level in one cell as Hybrid cell.

Authors and Affiliations

Pankaj Agarwal#1 , Nikhil Saxena*2 , Nikhita Tripathi

Keywords

Related Articles

Fabrication and Testing of an Improved Hydraulic Accumulator for a Truck Loading Lift

The hydraulic accumulator stores the required amount of energy in the form of pressurised fluid from a pump, and then expends this energy when it is fully charged within a short time in order to do work effectively. The...

Voice Based Electronic Travelling Aid Using Flex Sensor for Blind People

In this paper, a detailed study about the design of a wearable assistive smart and intelligent system using flex sensor is presented, which could be the replacement of the blind stick, making the overall system smart and...

 A Brief View of Model Based Systems Engineering Methodologies

 The goal of this paper is to provide a brief view on Model Based Systems Engineering (MBSE) Methodologies that may be useful to systems engineers in understanding to engineer the complex, large and interdiscipl...

 Design of Low Density Parity Check Decoder for WiMAX and FPGA Realization

Error detection and correction is one of the most important blocks of a communication system. In order to achieve reliable communication over noisy channels with low power consumption, are used for error correction...

 FES-Aid Walking For Paraplegic Patient By Using Musculoskeletal Modeling Software And Matlab

 This paper shows how the simulation of FES-aid walking for paraplegic patient is possible using MSMS (Musculoskeletal Modelling Software) and MATHLAB®. Concept, significance and factors of FES-aid walking have been...

Download PDF file
  • EP ID EP151425
  • DOI -
  • Views 110
  • Downloads 0

How To Cite

Pankaj Agarwal#1, Nikhil Saxena*2, Nikhita Tripathi (2013).  Low Power Design and Simulation of 7T SRAM Cell using various Circuit Techniques. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(5), 1688-1693. https://europub.co.uk/articles/-A-151425