LOW POWER DESIGN METHODOLOGY FOR ARITHMETIC CIRCUITS

Abstract

 In this paper a modified Constant Delay Logic is been proposed to provide improved performance. Continues scaling in technology of VLSI circuits leads to increase in power consumption. Therefore designing a VLSI circuit technique with low power is a challenging task without sacrificing its performance. The Proposed logic is well suited for the critical path of a low voltage arithmetic circuits which consists of a large number of gates. The modified logic style is examined against the constant delay Logic and feed through logic, by analysis through simulation. A 8-bit ripple carry adder and 32 bit carry look ahead adder are been designed and their performance is evaluated using both proposed logic as well as existing logic designs. It is shown that the modified LP-HS Constant Delay Logic has better performance than that of the existing FTL and CDL logics. The simulations were done using HSPICE tool in 32nm, 45nm CMOS technologies with 1v, 1.1v supply voltages respectively.

Authors and Affiliations

B. Navya Sree*

Keywords

Related Articles

 Study of Apache Hadoop

 Apache Hadoop is an open-source software framework for distributed storage and distributed processing of Big Data on clusters of commodity hardware. . The settings for the Hadoop environment are critical for deriv...

 A REVIEW PAPER ON SYNOPSIS FOR DENOISING MULTI-CHANNEL IMAGES IN PARALLEL MRI BY LOW RANK MATRIX DECOMPOSITION AND LPG PCA

 Parallel magnetic resonance imaging has emerged as an effective means for high-speed imaging in various applications. The reconstruction of parallel magnetic resonance imaging (pMRI) data can be a computationally...

 EFFECT OF CUTTING PARAMETERS ON THE MULTIPLE RESPONSES

 The present work is to explore the effect of cutting parameters (speed, feed and depth of cut) on the responses in the machining of a medium carbon steel EN8. The experiments were conducted on a conventional lathe...

FPGA BASED CONTROLLER FOR FUEL CELL

This thesis primarily focuses on reduction and the complexity of a fuel cell controller and research carried out in the modeling of a renewable energy sources like fuel cell. A fuel cell, one of the recently identified...

 PERFORMANCE EVALUATION OF A BURMIL FOR PROCESSING OF MAIZE GRITS

 This paper examines the performance of a burmil using dry and wet maize at variable moisture contents and operating speeds. The moisture contents of the dry maize were 10%, 12%, 14% and 16%. For wet experiment, th...

Download PDF file
  • EP ID EP159109
  • DOI -
  • Views 50
  • Downloads 0

How To Cite

B. Navya Sree* (2015).  LOW POWER DESIGN METHODOLOGY FOR ARITHMETIC CIRCUITS. International Journal of Engineering Sciences & Research Technology, 4(12), 418-448. https://europub.co.uk/articles/-A-159109