Low Power Full Adder With Reduced Transistor Count

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5

Abstract

 Basic building blocks of most of the arithmetic and logic circuits are formed by XOR logic gate. This paper proposes a new 3T-XOR gate with significant area and power savings. In most of the digital systems adder lies in the critical path that increases the overall computational delay of the system. A new eight transistors one bit full adder based on 3T-XOR gate is presented. Simulations results utilizing standard 90nm CMOS technology illustrate a significant improvement in terms of number of transistors, chip area and propagation delay

Authors and Affiliations

M. Geetha Priya

Keywords

Related Articles

 An Empirical Study on Privacy Preserving Data Mining

 In modern years, advances in hardware expertise have lead to an increase in the competence to store and record personal data about consumers and individuals. This has lead to concerns that the personal data may be...

 A comparative study of Mixed CNT bundle with Copper for VLSI Interconnect at 32nm

 The aggressive technology scaling in VLSI leads to decrease the size of chip. Such continual miniaturization of VLSI devices has strong impact on the VLSI technology in several ways. The performance of ICs have b...

Optimization of Tribological Performance of Al6061T6/15% SiC/15% Al2O3/10% Graphite HMMC using Taguchi Method and Grey Relational Analysis

Optimization of tribological performance parameters of Al-6061T6 alloy reinforced with SiC, (Al2O3) 15% and graphite particulates of weight percentage of 10%. The wear and frictional properties of the hybrid metal matrix...

A VLSI Implementation of Three-Lift Controller Based on Verilog

The high growth of the semiconductor industry over the past two decades has put Very Large Scale Integration in demand all over the world. The basics of digital logic theory and techniques are easily understood by the de...

 The Development of a Microcontroller Based LowCost Heart Rate Counter for Health Care Systems

 The heart rate is one of the significant physiological parameters of the human cardiovascular system. Heart rate is the number of times the heart beats per minute. Heart rate data reflects various physiologica...

Download PDF file
  • EP ID EP156652
  • DOI -
  • Views 94
  • Downloads 0

How To Cite

M. Geetha Priya (2013).  Low Power Full Adder With Reduced Transistor Count. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 4(5), 1755-1759. https://europub.co.uk/articles/-A-156652