Low Power Full Adder With Reduced Transistor Count
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2013, Vol 4, Issue 5
Abstract
Basic building blocks of most of the arithmetic and logic circuits are formed by XOR logic gate. This paper proposes a new 3T-XOR gate with significant area and power savings. In most of the digital systems adder lies in the critical path that increases the overall computational delay of the system. A new eight transistors one bit full adder based on 3T-XOR gate is presented. Simulations results utilizing standard 90nm CMOS technology illustrate a significant improvement in terms of number of transistors, chip area and propagation delay
Authors and Affiliations
M. Geetha Priya
Keywords
Related Articles
- EP ID EP156652
- DOI -
- Views 111
- Downloads 0
Optimization of Fuzzy Random Portfolio selection by Implementation of Harmony Search Algorithm
This study first reviews fuzzy random Portfolio selection theory and describes the concept of portfolio optimization model as a useful instrument for helping finance practitioners and researchers. Second, this paper spec...
Performance and Evaluation of Three Phase Bridge Module Type Diode Clamped Multilevel Inverter
This work proposes three phase five level Bridge module type Diode Clamped Multilevel Inverter (DCMLI) using various modulating techniques for induction motor load. These Pulse Width Modulating (PWM) techniques inc...
Implementation of Queuing Algorithm in Multipath Dynamic routing architecture for effective and secured data transfer in VoIP
VoIP is a technology that allows people to communicate each other with low cost effort in internet service. Quality of Service (QOS) is essential to secure and deliver a data in IP network. Such as (Delay, Jitter a...
Convolutional Coded On-Off Keying Free-Space Optical Links over Fading Channels
The performance of Free Space Optical (FSO) systems reduces due to the presence of turbulence and misalignment effects. In this paper, we investigate the error control coding schemes as a candidate solution to miti...
A Novel Technique for Parallelization of Genetic Algorithm using Hadoop
Document categorization is used in education, government sectors, art, industry etc. Categorizing a document to enable immediate finding of it in the future motivated the concept of Classification involving Documen...