Memory Debug Technique Using March17N BIST

Abstract

 A Memory Debug Technique plays a key role in System-on-chip (SOC) product development and yield ramp-up. Diagnosis technique plays a key role during the rapid development of the semiconductor memories, for Catching the design and manufacturing failures and improving the overall yield and quality. Conventional failure analysis (FA) based on bitmaps and the experiences of the FA (field application) engineer are time consuming and error prone. The increasing time-to-volume pressure on semiconductor products calls for new development flow that enables and product to reach a profitable yield level as soon as possible. This investigation on efficient diagnosis algorithms is very important due to the expensive and complex fault/failure analysis process. This MARCH based memory diagnosis algorithm which not only locate fault cells but also identify their types, using the proposed algorithm, stuck-at-faults, state coupling faults, transition faults can be distinguished. The demands in methodologies that allow FA automation thus increase rapidly in recent years. This algorithm proposes a systematic diagnosis approach based on failure patterns and functional fault models of semiconductor memories. By circuit level simulation and analysis, we have also developed a fault pattern generator. Defect diagnosis and FA can be performed automatically by using the fault patterns, reducing the time in yield improvement. The main purpose of this algorithm is for accelerating FA and yield optimization for semiconductor memories.

Authors and Affiliations

Ms. Zeenath

Keywords

Related Articles

An Investigation towards Security Threats for Cloud Computing

Cloud computing, a disruptive technology of the recent era, is a model for enabling ubiquitous, convenient, on-demand network access to a shared pool of configurable computing resources having its intrinsic potentiality...

 PERFORMANCE EVALUATION OF A BURMIL FOR PROCESSING OF MAIZE GRITS

 This paper examines the performance of a burmil using dry and wet maize at variable moisture contents and operating speeds. The moisture contents of the dry maize were 10%, 12%, 14% and 16%. For wet experiment, th...

A SURVEY ON IMAGE INTERPOLATION TECHNIQUES

To obtain more details in an image, image super-resolution (SR) technology is always desirable in visual information processing. It aims in reconstructing a high-resolution (HR) image from one or more low-resolution (L...

 A REVIEW ON VARIOUS AUDIO STEGANOGRAPHY TECHNIQUES FORAUDIO SIGNALS

 Steganography is the art and science of writing hidden messages in such a way that no one, apart from the senderand intended recipient, suspects the existence of the message, a form of security through obscurity. S...

HYBRID CONTROL OF GRID CONNECTED RENEWABLE ENERGY GENERATION SYSTEM

This project presents power control systems of a lattice joined hybrid generation system with adaptable power exchange. The system is the combination of photovoltaic (PV) array, wind turbine, and battery storage by m...

Download PDF file
  • EP ID EP163932
  • DOI -
  • Views 90
  • Downloads 0

How To Cite

Ms. Zeenath (30).  Memory Debug Technique Using March17N BIST. International Journal of Engineering Sciences & Research Technology, 3(3), 1170-1175. https://europub.co.uk/articles/-A-163932