N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree

Abstract

 This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision module to reduce dynamic power wastage by eliminating unnecessary conversions in parallel prefix that render Nbit compression result following [log 4 N] + [log 16 N] + 4 CMOS cells. Core lead of this model is high speed and power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI topology that permits logical derivation of the input-output delay as a role of bandwidth. HSPICE form used in 32 bit comparator shows a defective case input output delay of 0.86ns and at most power consumption of 7.7mW using 0.15-μm TSMC technology at 1GHz.

Authors and Affiliations

V. Sidharthan *1

Keywords

Related Articles

 COORDINATED CONTROL OF PSS WITH FACTS CONTROLLERS FOR DYNAMIC PERFORMANCE ENRICHMENT

 There are a unit 2 forms of oscillation damping controller in grid that area unit grid stabilizer (PSS) and versatile ac transmission systems (FACTS). Numerous works are administered on the damping of grid low...

 EFFICIENT DE-NOISING PERFORMANCE OF A COMBINED ALGORITHM OF “TRANSLATION INVARIANT (TI) WAVELETS AND INDEPENDENT COMPONENT ANALYSIS” OVER “TI WAVELETS” FOR SPEECH-AUDITORY BRAINSTEM RESPONSES

 In this paper we have presented a research for de-noising the EEG collected Brainstem Speech Evoked Potentials data collected in an audiology lab in University of Ottawa, from 10 different human subjects. Here the...

CONVERTER DESIGN USING MPPT TECHNIQUE

In this paper Maximum Power Point Tracking (MPPT) control mechanism with cuk converter is presented. Main aim of the project is the use of cuk converter along with a Maximum Power Point Tracking control mechanism. Th...

 Studies on Controlled Release Fertilizer on Roselle and Amaranthus Plants

 India needs to raise its food grains targets at a rate of more than 4 million tons per annum. Scope for increase in area under cultivation is negligible. Due to rapid increase of population as well as the drop in...

 Thermodynamics of Solvation for Nano Barium Carbonate in Mixed DMF–H2O Solvents at Different Temperatures

 The molar solubility for nano barium carbonate (BaCO3) in different percentages of dimethylformamide (DMF) and water were measured at 292.15, 303.15, 308.15 and 313.15K. From the molar solubilities for nano BaCO3,...

Download PDF file
  • EP ID EP122395
  • DOI -
  • Views 68
  • Downloads 0

How To Cite

V. Sidharthan *1 (30).  N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree. International Journal of Engineering Sciences & Research Technology, 3(6), 858-863. https://europub.co.uk/articles/-A-122395