N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 6
Abstract
This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision module to reduce dynamic power wastage by eliminating unnecessary conversions in parallel prefix that render Nbit compression result following [log 4 N] + [log 16 N] + 4 CMOS cells. Core lead of this model is high speed and power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI topology that permits logical derivation of the input-output delay as a role of bandwidth. HSPICE form used in 32 bit comparator shows a defective case input output delay of 0.86ns and at most power consumption of 7.7mW using 0.15-μm TSMC technology at 1GHz.
Authors and Affiliations
V. Sidharthan *1
Keywords
Related Articles
- EP ID EP122395
- DOI -
- Views 56
- Downloads 0
Performance Enhancement of Sugar Mill by Alternate Cooling System for Condenser
Agro industry plays a crucial role in the industrialization process of developing countries. Sugar industry is second largest agro industry in the world. In sugar manufacturing plants there are various processes f...
DESIGN OF HELICAL BAFFLE IN SHELL AND TUBE HEAT EXCHANGER WITH USING COPPER OXIDE(II) NANO PARTICLE
Heat exchangers being one of the most important heat & mass transfer apparatus in industries like oil refining, chemical engineering, electric power generation etc. are designed with preciseness for optimum perfo...
Single Electron Transistor based Hardware designing of Linear Block Coding Technique for Error Correction in Digital Communication System
An increasing success in e-beam lithography technique revolutionized low power consuming, high integration density next generation nano device built consumer electronics. This has inspired Researchers to design s...
A PRE-FLOW PUSH ALGORITHM TO GENERALIZED MAXIMUM FLOW PROBLEM
This work presents an algorithm for the generalized maximum flow problem. First, we describe the traditional maximum flow problem. Pre-flow Push algorithms work in a more localized manner than the Ford-Fulkerson m...
IMPROVING THE PERFORMANCE OF SOLAR CELLS BASED ON THIN FILM ELECTROGENERATED OF CuInSe2
This study shows that thin films of CuInSe2 and CuIn(Se,S)2 may be developed by the electrochemical method of deposition using an electrolyte solution containing sulphate. The films obtained are almost amorphous a...