N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree

Abstract

 This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision module to reduce dynamic power wastage by eliminating unnecessary conversions in parallel prefix that render Nbit compression result following [log 4 N] + [log 16 N] + 4 CMOS cells. Core lead of this model is high speed and power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI topology that permits logical derivation of the input-output delay as a role of bandwidth. HSPICE form used in 32 bit comparator shows a defective case input output delay of 0.86ns and at most power consumption of 7.7mW using 0.15-μm TSMC technology at 1GHz.

Authors and Affiliations

V. Sidharthan *1

Keywords

Related Articles

 Time Streaming of 3D Objects and Movies with Virtual Reality

 Throughout the past decade, the notion of Virtual Reality and its usage technique has influenced research in many application areas including Image Based Rendering, Medical, Military, Virtual health clinic, Simula...

 Use of Digital Elevation Model to compute Storm Water Drainage Network

 Often planners and engineers are faced with various options and questions in storm drainage network design e.g. topography, flow pattern, direction and therefore size of drain or scenario after a road, airfield or...

INTRODUCING NEW OO METRIC FOR SIMPLIFICATION IN PREDICTIVE OBJECT POINTS (POP) ESTIMATION PROCESS IN OO ENVIRONMENT

Many effort estimation techniques exist for sizing software systems but none is directly used to measure object - oriented software. Most of the researchers have worked for size and effort evaluation but still the probl...

 Rainfall Forecasting Using Artificial Neural Network: A Data Mining Approach

 Rainfall forecasting or Weather forecasting has been one of the most challenging problems around the world because it consists of multidimensional and nonlinear data such as in the field of agriculture to determin...

 UTILIZATION OF “MARBLE SLURRY” IN CEMENT MORTAR

 The most efficient Solution of marble slurry pollution is utilization in Bulk. The only industry which can consume marble slurry at so large level is only the construction industry. Different properties of mar...

Download PDF file
  • EP ID EP122395
  • DOI -
  • Views 85
  • Downloads 0

How To Cite

V. Sidharthan *1 (30).  N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree. International Journal of Engineering Sciences & Research Technology, 3(6), 858-863. https://europub.co.uk/articles/-A-122395