N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree

Abstract

 This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision module to reduce dynamic power wastage by eliminating unnecessary conversions in parallel prefix that render Nbit compression result following [log 4 N] + [log 16 N] + 4 CMOS cells. Core lead of this model is high speed and power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI topology that permits logical derivation of the input-output delay as a role of bandwidth. HSPICE form used in 32 bit comparator shows a defective case input output delay of 0.86ns and at most power consumption of 7.7mW using 0.15-μm TSMC technology at 1GHz.

Authors and Affiliations

V. Sidharthan *1

Keywords

Related Articles

ENHANCE APPROACH FOR AUTO CAPTION GENERATION ON DIFFERENT NEWS IMAGES DATASET USING FUZZY LOGIC

These times, whenever retrieving images from the search Engines that retrieves images without analysing their include restrain, simply by matching user inquires against the image’s file name and format, user comment the...

 EFFECT OF DIFFERENT TOOL PIN PROFILE ON THE MECHANICAL PROPERTIES OF MAGNESIUM BASED ALLOY AZ91 BY FRICTION STIR WELDING

The usage of magnesium in automotive applications is also assessed for the impact on environmental conservation. Recent developments in coating and alloying of Mg improved the creep and corrosion resistance properties o...

Eliminating Illiteracy by Integrating ICTs in CLCs: An Innovative Lifelong Learning Approach in Bangladesh

This study represents an assessment of educational use of Information and Communication Technologies (ICTs) in Community Learning Centers (CLCs) in Bangladesh. As ICTs had achieved some progress towards removing illite...

 Intrusion Control in WCDMA using DRR

 Decorrelating Rake Receiver is used in Wideband Code Division Multiple Access to suppress the intrusion in the received FM signal. In order to increase the signal to noise ratio at the receiver, MRC technique at t...

 Mathematical Modeling of Integrated Manufacturing And Distribution Systems With Fuzzy Approach in Supply Chain Management in the Food Industry

 Today, the role of the economy in various spheres among food is on the rise. Fuzzy supply chain management is one of the modern attitudes that lead to reduce system costs, food spoilage, losses in shipping product...

Download PDF file
  • EP ID EP122395
  • DOI -
  • Views 77
  • Downloads 0

How To Cite

V. Sidharthan *1 (30).  N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree. International Journal of Engineering Sciences & Research Technology, 3(6), 858-863. https://europub.co.uk/articles/-A-122395