Performance Analysis of an NoC for Multiprocessor SoC

Abstract

 In this work focus on ‘Network on chip’ and “Multiprocessor system on chip” applications its a guaranteed supporting for network process to reducing the circuit area, lower power consumption, low cost, and increases the performance. Network employs multi-stage network approaches on packet switching and pipelined circuit switching. Based on packet switching need more buffers, area should be high. To overcome the occupy more area by using pipelined circuit switching reducing some buffers in a multiple networks, The proposed network employs CHIPPER (Cheap-Interconnect Partially Permuting Router) technique for using “bufferless deflection router” method. This bufferless deflection routers to eliminate route buffers and cross buffers. So Removing buffers yields more energy in network on chip.

Authors and Affiliations

R. Ranjithkumar

Keywords

Related Articles

 Supply Quota Allocation and its optimization in supply chain by Fuzzy programming Model

 Appropriate vendor selection and their optimum quota allocation has been an area of high importance in the effective management of a supply chain. The optimization of vendor-base is needed to identify better perfo...

 STUDY OF VEHICULAR AIR POLLUTION – A CASE STUDY OF DELHI

 This research is focus on how the concentration of five pollutant i.e. NO2, NO, 03, PM10, PM2.5 changes in the absence and presence of vehicle during the 24 hour a day and diurnal variation taking R K Puram locati...

A REVIEW OF IMAGE WATERMARKING METHODS

Due to the recent progress in internet technology and evolution of very high speed networks operating everywhere, protection of digital content is must. So, it has become a tough task to protect copyright of an individua...

 A Novel Approach towards Gas Sensing Through A.C.Conductivity of Tin OxideAluminum Oxide Composite

 The present paper reports the synthesis of SnO-Al2O3 composites via the hydrothermal route. The as-synthesized materials are characterized by different techniques, such as X-ray diffraction, High resolution scann...

Effective Backbone Scheduling Replacement Algorithm for

Life time improvement plays a major in Wireless in the application of wireless communication in various fields. Current revision has shown that effective backbone can help condense the message overhead. However, the ba...

Download PDF file
  • EP ID EP89956
  • DOI -
  • Views 88
  • Downloads 0

How To Cite

R. Ranjithkumar (30).  Performance Analysis of an NoC for Multiprocessor SoC. International Journal of Engineering Sciences & Research Technology, 3(3), 1203-1207. https://europub.co.uk/articles/-A-89956