Performance Analysis of an NoC for Multiprocessor SoC

Abstract

 In this work focus on ‘Network on chip’ and “Multiprocessor system on chip” applications its a guaranteed supporting for network process to reducing the circuit area, lower power consumption, low cost, and increases the performance. Network employs multi-stage network approaches on packet switching and pipelined circuit switching. Based on packet switching need more buffers, area should be high. To overcome the occupy more area by using pipelined circuit switching reducing some buffers in a multiple networks, The proposed network employs CHIPPER (Cheap-Interconnect Partially Permuting Router) technique for using “bufferless deflection router” method. This bufferless deflection routers to eliminate route buffers and cross buffers. So Removing buffers yields more energy in network on chip.

Authors and Affiliations

R. Ranjithkumar

Keywords

Related Articles

 DESIGNING CST IMPLEMENTED COGNITIVE ARCHITECTURE [CSIA] FOR THE AGRICULTURAL FRUIT PICKING ROBOT

 There is a great need for mechanisation in the agriculture field. The development of Robotics technology is growing very rapidly. This paper focuses mainly on fruit-picking robots. The different kinds of fruit-pic...

 Quantifying Erosion Risk for Little Washita River Watershed Using GIS Technique Integrated with USLE Model

 Universal Soil Loss Equation (USLE) erosion model has been utilized in order to quantify soil erosion risk in Little Washita River Watershed, Oklahoma. The objectives of this study were to 1) quantify the average...

 CONCRETE IN COLD WEATHER CONDITIONS –CHALLANGES – PRECAUTIONS

 In general, Concrete can be placed safely without damage from freezing throughout the winter months in cold climates if certain precautions are taken. Cold weather is defined as a period when for more than 3 succe...

ESTIMATING PERFORMANCE OF AIR - COOLED SCREW CHILLER BY LOWERING CONDENSOR TEMPERATURE

This paper presents performance enhancement of air - cooled screw chiller by using cooling tower exhaust air. The chiller was tripping in peak summer on high discharge pressure. After finding out the reason a addit...

A SURVEY ON IMAGE INTERPOLATION TECHNIQUES

To obtain more details in an image, image super-resolution (SR) technology is always desirable in visual information processing. It aims in reconstructing a high-resolution (HR) image from one or more low-resolution (L...

Download PDF file
  • EP ID EP89956
  • DOI -
  • Views 71
  • Downloads 0

How To Cite

R. Ranjithkumar (30).  Performance Analysis of an NoC for Multiprocessor SoC. International Journal of Engineering Sciences & Research Technology, 3(3), 1203-1207. https://europub.co.uk/articles/-A-89956