PERFORMANCE OPTIMIZATION OF LUT IN FPGA USING CNFET

Abstract

 A Leakage power dissipation is becoming a concern in field-programmable gate arrays (FPGAs) due to scaling in FPGA technology. Field programmable gate arrays (FPGAs) are the implementation platform of choice when it comes to design flexibility. However, the high power consumption of FPGAs (which arises due to their flexible structure), make them less appealing for extreme low power applications hence it is important to investigate ways of reducing FPGA power consumption. This paper proposes an energy efficient dual-threshold CarbonNanotube Field Effect Transistor (CNFET) based architecture of 4-input Look-up Table (LUT), a building block of Field programmable gate arrays. HSPICE simulation based on Berkeley Predictive Technology Model (BPTM) for 32nm channel length, in the CNFET based LUT delay is improved by 95% and is 98% more leakage power efficient than the LUT implemented in the bulk CMOS.

Authors and Affiliations

Manasi R. Mali

Keywords

Related Articles

DETECTION OF STEALTHY P2P BOT COMPROMISED HOSTS IN A NETWORK

Peer-to-peer (P2P) botnets have recently been adopted by botmasters for their resiliency against take-down efforts. Besides being harder to take down, modern botnets tend to be stealthier in the way they perform maliciou...

Congestion Management by TCPST In IEEE 9 Bus System Using Matlab Simulink

Increased electric power consumption causes transmission lines to be driven close to or even beyond their transfer capacities resulting in overloaded lines and congestions. Flexible AC Transmission Systems (FACTS) prov...

RESOURCES OPTIMIZATION IN CASTING OF SEGMENTS ON BRIDGE CONSTRUCTION

Resources are the most important part of any construction project. Total cost of project is based on resources. For India the construction industry has contributed an estimated 6708 billion to the national GDP in 2011-1...

 Video Inpainting for Moving Object Removal Using Patch Sparsity

 The process of removing and reconstructing the specific area in video is known as video Inpainting. Most of the automatic techniques of video Inpainting are computationally intensive and unable to repair large hol...

 Trust Aware Routing Framework

 The multi-hop routing in wireless sensor networks (WSNs) offers little protection against identity deception through replaying routing information. An adversary can exploit this defect to launch various harmful or...

Download PDF file
  • EP ID EP133623
  • DOI 10.5281/zenodo.60127
  • Views 72
  • Downloads 0

How To Cite

Manasi R. Mali (30).  PERFORMANCE OPTIMIZATION OF LUT IN FPGA USING CNFET. International Journal of Engineering Sciences & Research Technology, 5(8), 761-767. https://europub.co.uk/articles/-A-133623