Reduced Complexity Wallace Multiplier using Parallel Prefix Adders

Abstract

 The design of an area reduced and power substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. It works on the basis of “Acceleration of addition of summands”. The final two rows are summed with a carry propagating adder. A direct implementation requires a (2N propagating adder, where N – number of bits of operands. The objective of a good multiplier is to provide a physically compact, high speed and low power consuming chip. A syste the performance of the multiplier because the multiplier is generally the slowest element in the system. It is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is the major d In this paper we are using reduced complexity Wallace multiplier using parallel prefix adder to speed up the final addition

Authors and Affiliations

P. Krishnakumar

Keywords

Related Articles

 A Review on Performance Enhancement of Microchannel Condenser in Refrigeration System

 This review paper presents the work on the performance of condenser used in refrigeration system by the various researches. Micro channel condenser used to enhance the performance of various parameters like heat...

 EXTRACTION OF STANDING HUMAN BODIES FROM IMAGES WITH MULTI LEVEL SEGMENTATION AND SPLINE REGRESSION

 The ability to extract and detection of human activities by computer vision is very important with many potential applications. Extraction of human bodies from images from respective digital image has accomplished...

 Video Shot Cut Boundary Detection using Histogram

  color histogram as well as gray scale histogram. This technique is able to differentiate abrupt shot boundary detection. The aim of this method is to provide a simple and fast algorithm to work in real time with...

 ASSESSING THE ACCEPTANCE OF MOBILE PAYMENT IN SUDAN - USING TAM

 This study explores mobile payment in Sudan. It addresses the factors affecting its acceptance by customers. Technology Acceptance Model (TAM) was adopted and extended by adding perceived security and service qual...

POWER QUALITY IMPROVEMENT AND INTERFACING OF WIND ENERGY SOURCE

Current condition customer electrical power demand is more but electrical power generation is not more. In this case use renewable energy sources for electrical power generation. In this paper renewable energy source...

Download PDF file
  • EP ID EP153781
  • DOI -
  • Views 88
  • Downloads 0

How To Cite

P. Krishnakumar (30).  Reduced Complexity Wallace Multiplier using Parallel Prefix Adders. International Journal of Engineering Sciences & Research Technology, 2(4), 748-752. https://europub.co.uk/articles/-A-153781