Reduced Complexity Wallace Multiplier using Parallel Prefix Adders

Abstract

 The design of an area reduced and power substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. It works on the basis of “Acceleration of addition of summands”. The final two rows are summed with a carry propagating adder. A direct implementation requires a (2N propagating adder, where N – number of bits of operands. The objective of a good multiplier is to provide a physically compact, high speed and low power consuming chip. A syste the performance of the multiplier because the multiplier is generally the slowest element in the system. It is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is the major d In this paper we are using reduced complexity Wallace multiplier using parallel prefix adder to speed up the final addition

Authors and Affiliations

P. Krishnakumar

Keywords

Related Articles

CHARACTERIZATION OF MUNICIPAL SOLID WASTE, IN KAZAURE LOCAL GOVERNMENT AREA, JIGAWA STATE, NIGERIA

Municipal solid waste is been one of the greatest challenge facing environmental Protection agencies in most cities of the world. This Paper presents a generation and compositions of municipal solid waste in Kazaure loca...

 On the Inverse Gaussian Record Values

 Record values have a pivotal role in real life applications. A lot of literature is available on upper and lower record values from various distributions except inverse Gaussian distribution (IGD). In this paper w...

 Effect of Land Use on Traffic Generation

 Urban land use management in Enugu metropolis does not appear in line with any of the earlier known and tested patterns. In fact, it appears to have more of “development and in corporation pattern”. The resultant...

 A Novel Approach towards Gas Sensing Through A.C.Conductivity of Tin OxideAluminum Oxide Composite

 The present paper reports the synthesis of SnO-Al2O3 composites via the hydrothermal route. The as-synthesized materials are characterized by different techniques, such as X-ray diffraction, High resolution scann...

Accident Prevention Alert System for Mobile Devices

Availability and accessibility to high-speed vehicles is very common. In this fast paced world, while teenagers own such vehicles to have fun & excitement, others use it to reach their destination faster. This somet...

Download PDF file
  • EP ID EP153781
  • DOI -
  • Views 75
  • Downloads 0

How To Cite

P. Krishnakumar (30).  Reduced Complexity Wallace Multiplier using Parallel Prefix Adders. International Journal of Engineering Sciences & Research Technology, 2(4), 748-752. https://europub.co.uk/articles/-A-153781