Reduced Complexity Wallace Multiplier using Parallel Prefix Adders

Abstract

 The design of an area reduced and power substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. It works on the basis of “Acceleration of addition of summands”. The final two rows are summed with a carry propagating adder. A direct implementation requires a (2N propagating adder, where N – number of bits of operands. The objective of a good multiplier is to provide a physically compact, high speed and low power consuming chip. A syste the performance of the multiplier because the multiplier is generally the slowest element in the system. It is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is the major d In this paper we are using reduced complexity Wallace multiplier using parallel prefix adder to speed up the final addition

Authors and Affiliations

P. Krishnakumar

Keywords

Related Articles

A Review On Wireless Adhoc Network Security

Emergence of wireless networks in 21th has redefined the networks which were seen in previous century. Initially there were no system networks so they were all secure .The data kept in a standalone system was totally s...

DESIGN AND IMPLEMENTATION OF GEOMETRIC BASED CRYPTOGRAPHIC HASH ALGORITHM: ASH-256

Online communication takes a major part in our daily life. Since sending or receiving information over internet is inevitable, usage of hash function is essential to check whether the information is correct or not especi...

EVALUATING PERFORMANCE AND SECURITY OF WPA USING SHA1

Wirelesses Local Area Networks (WLANs) have become more common and are widely used in many places like university campuses etc. With Growing popularity, the security of wireless network has become very important issue...

An Efficient Framework For Internet Banking

Detecting and identifying any phishing websites in real dynamic problem involving many factors and criteria. Because of the subjective considerations and the ambiguities involved in the detection, data mining technique...

 PHYSICO-CHEMICAL AND MICROBIAL ANALYSIS OF WATER AND SOIL SAMPLES IN PROPOSED COAL MINE AREA AT VIDHARBHA REGION, MAHARASHTRA, INDIA

 The present paper deals with the Physicochemical and Microbial analysis of soil and water samples collected from open cast coal mine, Shivaji nagar coal mining, wardha River, singada talav, area under the vidharbh...

Download PDF file
  • EP ID EP153781
  • DOI -
  • Views 99
  • Downloads 0

How To Cite

P. Krishnakumar (30).  Reduced Complexity Wallace Multiplier using Parallel Prefix Adders. International Journal of Engineering Sciences & Research Technology, 2(4), 748-752. https://europub.co.uk/articles/-A-153781