Reduced Complexity Wallace Multiplier using Parallel Prefix Adders

Abstract

 The design of an area reduced and power substantial areas of research in VLSI system design. In digital adders, the speed of addition is limited by the time required to propagate a carry through the adder. It works on the basis of “Acceleration of addition of summands”. The final two rows are summed with a carry propagating adder. A direct implementation requires a (2N propagating adder, where N – number of bits of operands. The objective of a good multiplier is to provide a physically compact, high speed and low power consuming chip. A syste the performance of the multiplier because the multiplier is generally the slowest element in the system. It is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is the major d In this paper we are using reduced complexity Wallace multiplier using parallel prefix adder to speed up the final addition

Authors and Affiliations

P. Krishnakumar

Keywords

Related Articles

 VEBEK-III: A Modified Technique of VEBEK to Save Energy in WSN

 In Wireless Sensor Network (WSN) energy rate of consumption is very important factor because once the energy of node is consumed it can’t be regenerated and node becomes dead. It is nearly impossible to replace th...

 MODELING AND PERFORMANCE EVALUATION OF QAM-OFDM SYSTEM WITH DIFFERENT TRANSMISSION SCHEMES

 In wireless communication system, the receiver side Bit error ratio (BER) strongly affected by channel error, interference, distortion, synchronization error and wireless multipath fading channels. Multiple-input...

 Removal of Pb2+, Cu2+ and Cd2+ Metals from Simulated Wastewater in Single and Competitive System Using Locally Porcelanite

 The equilibrium uptake of lead (Pb2+), copper (Cu2+) and cadmium (Cd2+) ions, both singly and in combination, by locally Iraqi porcelanite rocks (PC) was studied in a batch system. The porcelanite rock was charac...

 Secure Modification to Hsiang-SHIH’S Schema: A Case Study

 The proposed schemes of Hsiang and Shih for the remote User authentication scheme using smart card they expropriate their schemes guarded against parallel session attack, and password guessing attacks, I, in this...

 PERFORMANCE EVALUATION FOR DETECTION OF MALICIOUS NODES USING SVM IN MANET

 Mobile ad-hoc network has been used in various areas for data transmission over long distances. These nodes have been configured with different movable equipments. There are two types of routing protocols for...

Download PDF file
  • EP ID EP153781
  • DOI -
  • Views 94
  • Downloads 0

How To Cite

P. Krishnakumar (30).  Reduced Complexity Wallace Multiplier using Parallel Prefix Adders. International Journal of Engineering Sciences & Research Technology, 2(4), 748-752. https://europub.co.uk/articles/-A-153781