Reviews on Algorithms and Architectures for Efficient Design of MIMO Accelerator
Journal Title: International Journal of Engineering Sciences & Research Technology - Year 30, Vol 3, Issue 11
Abstract
We surveyed about the design techniques of Multiple Input Multiple Output (MIMO) accelerator.The MIMO accelerator is a software programmable device that specializes in MIMO decoding and MIMO signal processing for Orthogonal Frequency Division Multiplexing systems(OFDM).It allows various algorithms to be easily implemented with a single hardware design. The accelerator is fully programmable within the domain of algorithms and functions needed to implement MIMO decoding for any arbitrary system or standards (i.e.,WiFi, LTE, etc.).To improve the system performance and reduce the complexity of the accelerator design some algorithms and architectures has been discussed here. The implementation of Field Programmable Gate Array(FPGA) architectures has been reviewed to minimize the overall energy/area consumption for the efficient design of accelerator hardware.
Authors and Affiliations
Kanchanadevi. P*
Keywords
Related Articles
- EP ID EP122313
- DOI -
- Views 54
- Downloads 0
PRODUCTION INTERRUPTIONS AND THEIR IMPACT IN MANUFACTURING INDUSTRY
To cope up with the dynamic environment of free market economy Bangladesh needs to have industries with smooth running of the production system. Not only RMG sector but also other sectors such as; Steel Re-rolling...
STEGANOGRAPHY IMAGE IN COLOR IMAGE USING WAVELET TRANSFORM
The Discrete Wavelet Transform is a relatively recent and computationally efficient technique in computer. The w avelet analysis is advantageous as it performs loca l analysis and multi - resolution analysis s...
Removal of Cyclic Prefix in Adaptive OFDM for Dynamic Spectrum Access using DWT and WT
Spectrum has valuable resource in wireless communication. In wireless communication some spectrum is waste due to uses of cyclic prefix (cp) in FFT multicarrier sampling. In place of FFT used DFT and wavelet tran...
SECURITY FEATURES IN INDIAN 500 RUPEE NOTE
Various security features of Indian 500 rupee note are discussed in this paper. Common man, who is using currency and having lack of knowledge about security features, can be cheated easily by forgers. There are more tha...
SIMULATION AND HARDWARE IMPLEMENTATION OF INTERLEAVED TECHNIQUE BASED DC-DC BUCK-BOOST CONVERTER
DC-DC converters has wide range of applications in renewable energy systems, hybrid systems, electric vehicles, fuel cells, and industries. Interleaved topology of dc-dc converter has capabilities of correctin...