VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32-Bit Sequential Multiplier

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 5

Abstract

 High performance systems such as microprocessors, digital signal processors, filters, ALU etc. which is need of hour now days requires a lot of components. One of main component of these high performance systems is multiplier. Most of the DSP computations involve the use of multiply-accumulate operations, and therefore the design of fast and efficient multipliers is imperative. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. This thesis investigates analysis of different multiplier for speed, area and delay usage. We try to present an efficient multiplier is produce fast, accurate and require minimum area. In this paper we will first study different types of multipliers: Then we compared the working of different multipliers by comparing the memory usage, speed and area by each of them. The result of this thesis helps us to choose a better option to choose a better multiplier out of different multipliers in fabricating different systems.

Authors and Affiliations

SARITA SINGH1 , SACHIN MITTAL2

Keywords

Related Articles

 Design of Convolutional Codes for varying Constraint Lengths

 Convolutional codes play a vital role in wireless communication with the increase in usage of low-latency applications operating at high data rates. As the current technologies demand high data rates, the de...

A Survey on Mobile Data Gathering in Wireless Sensor Networks - Bounded Relay

Most of the wireless sensor networks consist of static sensors, which can be deployed in a wide environment for monitoring applications. While transmitting the data from source to static sink, the amount of energy consum...

 Network Intrusion Detection Evading System using Frequent Pattern Matching

 Signature based NIDS are efficient at detecting attacks for what they are prepared for. This makes an intruder to focus on the new evasion technique to remain undetected. Emergence of new evasion technique may caus...

 Fingerprint Based Gender Classification Using 2D Discrete Wavelet Transforms and Principal Component Analysis

 Fingerprint evidence is undoubtedly the most reliable and acceptable evidence till date in the court of law. Fingerprints are obtained at the site of crime and in many old monuments and in excavated things. Estimat...

Face Recognition using LBP Coefficient Vectors with SVM Classifier

The development of automatic visual control system is a very important research topic in computer vision. In many application including texture based, face recognition system, in this paper we analysis for the face recog...

Download PDF file
  • EP ID EP151306
  • DOI -
  • Views 120
  • Downloads 0

How To Cite

SARITA SINGH1, SACHIN MITTAL2 (2012).  VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32-Bit Sequential Multiplier. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 3(5), 683-686. https://europub.co.uk/articles/-A-151306