VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32-Bit Sequential Multiplier
Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2012, Vol 3, Issue 5
Abstract
High performance systems such as microprocessors, digital signal processors, filters, ALU etc. which is need of hour now days requires a lot of components. One of main component of these high performance systems is multiplier. Most of the DSP computations involve the use of multiply-accumulate operations, and therefore the design of fast and efficient multipliers is imperative. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. This thesis investigates analysis of different multiplier for speed, area and delay usage. We try to present an efficient multiplier is produce fast, accurate and require minimum area. In this paper we will first study different types of multipliers: Then we compared the working of different multipliers by comparing the memory usage, speed and area by each of them. The result of this thesis helps us to choose a better option to choose a better multiplier out of different multipliers in fabricating different systems.
Authors and Affiliations
SARITA SINGH1 , SACHIN MITTAL2
Keywords
Related Articles
- EP ID EP151306
- DOI -
- Views 116
- Downloads 0
A Review of Black Hole and Worm Hole Attack on AODV Routing Protocol in MANET
The wireless mobile Ad-hoc network (MANET) is self-configuring mobile nodes connected through the wireless links with the decentralized networks where the nodes communicate with each other on the basis of mutual trust. F...
Suspension in Bikes Considering Preload, Damping Parameters and Employment of Mono Suspension in Recent Bikes
Shock absorbers are important part of vehicle's suspension, which is fabricated to reduce shock impulse. Shock absorbers work on the principle of fluid displacement on both the compression and expansion cycle.The...
Optimal number of users in Co-operative spectrum sensing in WRAN using Cyclo-Stationary Detector
Cognitive radio allows unlicensed users to access licensed frequency bands through dynamic spectrum access so as to reduce spectrum scarcity. This requires intelligent spectrum sensing techniques. This paper invest...
Power Reduction of FPGA by Guarded Evaluation Considering Logic Architecture in SOC Technology
In this paper, guarded evaluation is a dynamic power reduction technique by identifying sub circuits inputs and kept constant at specific times during circuit operation. In certain condition, some signals within th...
Implementation and Optimization of 4×4 Luminance Intra Prediction Modes on FPGA
This paper proposes an efficient, fast and parallel processing of 4×4 luminance intra prediction implemented on FPGA. H.264[1] advanced video coding is a present generation video compression algorithm which can achieve h...