Voltage Controlled Delay Line with PFD for Delay Locked Loop in CMOS90nm Technology

Abstract

 Low power consumption is always desired for any electronic products today. Demand of modern measurement systems in submicron CMOS process introduced new challenges in design of low power high frequency clock generation systems. In the DLL Design, the performance of the VCDL is important part. Here the proposed architecture of VCDL can work at 1 GHz having different delay. In this paper, the proposedNOR based PFD have the better Jitter and Dead zone performance. The Jitter of the PFD is 76.4227 ps and Dead zone 32.3076 ps. The power consumption is 4.3530E-04 watts and having 20 transistors.

Authors and Affiliations

Kiran I. Patel*1

Keywords

Related Articles

 Domatic Number in Cartesian Graph

 A domatic partition of a graph GH = (V, E) is a partition of V into disjoint sets V1,V2, …Vk such that each Vj is a dominating set for GH. The maximum number of dominating sets, which the vertex set of a Cartesi...

IMPACT OF BRAND LOYALTY ON RETAIL BUYING BEHAVIOUR IN HYDERABAD

Brand loyalty is the consumer’s emotionally -charged decision to purchase a specific brand again and again. Recent studies focused on loyalty concept in goods as well as services sector. Of late brand loyalty is receivi...

 Improving Throughput and Reducing Power Consumption of Nodes Using RAN

 A random access network that uses the request-to-send and clear-to-send (RTS/CTS) handshake for reservation of transmission time. In the network, nodes initiate data transmission to a common base station (BS) by...

 Blowfish Encryption Using Key Secured Block Based Transformation

 Encryption is a process of converting a one form of information in another form which is hard to understand .Now a days, a large amount of information get transfer with wired or wireless network. Information cont...

 WORKING PRINCIPLES OF MOBILE AD HOC NETWORK

 Mobile Ad Hoc Network is a collection of two or more nodes connected for communication. There are more then ten routing protocols used for redundant transmission. Simulation is one of the technique implementing ne...

Download PDF file
  • EP ID EP111675
  • DOI -
  • Views 77
  • Downloads 0

How To Cite

Kiran I. Patel*1 (30).  Voltage Controlled Delay Line with PFD for Delay Locked Loop in CMOS90nm Technology. International Journal of Engineering Sciences & Research Technology, 3(3), 1140-1144. https://europub.co.uk/articles/-A-111675