Voltage Stability Improvement by Reactive Power Rescheduling Incorporating PSO Algorithm
Journal Title: International Journal of Modern Engineering Research (IJMER) - Year 2014, Vol 4, Issue 8
Abstract
In this paper, reactive power rescheduling is done to keep the voltage stable. Due to system disturbances the active as well as reactive power flows changes. Generators being always connected to the system reactive power rescheduling of generators can be effectively done. Therefore it is selected as the suitable method for voltage control. The voltage and reactive power management is studied from the generator’s point of view to minimize generator reactive power loss. To reduce the reactive losses optimization procedure is used. The simulations are done using MATLAB.
Authors and Affiliations
Rajalakshmy S , Jasmy pau
Keywords
Related Articles
- EP ID EP105308
- DOI -
- Views 109
- Downloads 0
Simulink Model for Cost-effective Analysis of Hybrid System
Utilization of non conventional sources of energy to meet the present day energy requirement has become very much essential in the era of fossil fuel crises. The present paper discusses the importance of PV-Diesel hybrid...
A Study on Translucent Concrete Product and Its Properties by Using Optical Fibers
Translucent concrete is a concrete based material with light-transferring properties, obtained due to embedded light optical elements like Optical fibers used in concrete. Light is conducted through the concret...
A Unique Approach for Data Hiding Using Audio Steganography
The rapid development of multimedia and internet allows for wide distribution of digital media data. It becomes much easier to edit, modify and duplicate digital information. Besides that, digital documents are a...
RANKING CONCEPT-BASED USER PROFILE FROM SEARCH ENGINE LOGS
Commercial search engines return roughly the same results for the same query, regardless of the user’s real interest. Since queries submitted to search engines tend to be short and ambiguous, they are not likely to...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transistor Technique
In the nanometer range design technologies static power consumption is very important issue in present peripheral devices. In the CMOS based VLSI circuits technology is scaling towards down in respect of size and ach...