Novel Low Power Comparator Design using Reversible Logic Gates

Journal Title: Indian Journal of Computer Science and Engineering - Year 2011, Vol 2, Issue 4

Abstract

Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications in advanced computing, low power CMOS design, Optical information processing, DNA computing, bio information, quantum computation and nanotechnology. This paper presents a novel design of reversible comparator using the existing reversible gates and proposed new Reversible BJN gate. All the comparators have been modeled and verified using VHDL and ModelSim. A comparative result is presented in terms of number of gates, number of garbage outputs, number of constant inputs and Quantum cost.

Authors and Affiliations

Nagamani A N , Jayashree H V , H R Bhagyalakshmi

Keywords

Related Articles

MODELLING AND REAL-TIME SIMULATION OF A NETWORKED-CONTROL SYSTEM WITH DISTRIBUTED LOADS

This paper discusses a control system model which has four access layer servers connected to several loads via four Controller Area Networks (CANs), and these loads are controlled from those servers or virtual interface...

MOMENT AND DENSITY BASED HADWRITTEN MARATHI NUMERAL RECOGNITION

In this paper, we present an OCR for handwritten Marathi Numerals recognition using two sets of features, namely, density and central moments. Central moments of order 3 and 4 are computed globally for the numeral image...

PERFORMANCE ANALYSIS OF DOWNLINK MIMO IN 2X2 MOBILE WIMAX SYSTEM

In this paper, we analyze the error rate performance of downlink coded multiple-input multiple-output orthogonal frequency division multiple access (MIMO OFDMA) systems under frequency selective fading channel conditions...

CLASSIFICATION OF BOUNDARY AND REGION SHAPES USING HU-MOMENT INVARIANTS

This paper attempts to introduce the concept of moment invariance into the classification algorithm based on the morphological boundary extraction and generalized skeleton transform, and tries to propose a new method abo...

Automated GUI Test Cases Generation with Optimization Algorithm using a Model Driven Approach

The Automated GUI testing improves the Performance of GUI application with the design frameworks across different projects ,products and Automated testing tools which can assist Software developer, The feasibility Study...

Download PDF file
  • EP ID EP160734
  • DOI -
  • Views 132
  • Downloads 0

How To Cite

Nagamani A N, Jayashree H V, H R Bhagyalakshmi (2011). Novel Low Power Comparator Design using Reversible Logic Gates. Indian Journal of Computer Science and Engineering, 2(4), 566-574. https://europub.co.uk/articles/-A-160734