Optimization of Region and Power with Routability Constrained Flip Flop Joining Process

Journal Title: Elysium Journal of Engineering Research and Management - Year 2016, Vol 4, Issue 1

Abstract

The main factor considered during designing the in low power and high performance was the power consumption. It plays an important role in the above mentioned region. The concept of multi-bit flip–flop assembled structure has been implemented in the 8-bit shift register circuit and shown the benefits of decreasing the total flip flop region and clock power in a design which was synchronous. At the post placement stage the consequences of implementing multi-bit flip-flops for the purpose of reducing the power consumption of the clock network is attempted. Considering a set of one bit flip–flops with the output and input the capacity constraint, timing constraints and the region constraint in a placement plane, an efficient routability-constrained approach is proposed to obtain multi-bit flip–flops for clock power minimization. Multi-bit flip–flop assembled structure is very successful and productive method in lower-power designs.

Authors and Affiliations

Mohamed Noor A. , Abu Hanifa V.

Keywords

Related Articles

Efficient Image Re-coloring Mechanism for Color Vision Deficient (CVD) Persons

Color blindness is the state of decreased ability to identify differences between colors. In order to help the persons having color blindness the colors in the images can be changed so that the persons can be able to rec...

INTERFACING OF LARGE SCALE SPECIMEN TESTING MACHINES IN BIG HOSPITALS TO HMS SOFTWARE USING RS 232

This paper provides an overview of importance of automation in the field of providing specimen test results to doctors in an efficient and real time manner for ensuring effective treatment i...

SELECTION OF OPTIMAL MINING ALGORITHM FOR OUTLIER DETECTION - AN EFFICIENT METHOD TO PREDICT/DETECT MONEY LAUNDERING CRIME IN FINANCE INDUSTRY

Today, Money Laundering (ML) poses a serious threat and unique challenge to financial institutions. Most of the financial institutions internationally have been implementing Anti-Money Laundering solutions (AML) to fight...

TEST CASE SELECTION FOR PATH TESTING USING BEE COLONY OPTIMIZATION

In software development life cycle (SDLC), testing phase is the most important phase. Without testing we can’t give quality software or risk free software to the client. Software testing process typicall...

ROPE: A ROBUST ORDER PRESERVING RE-ENCRYPTION SCHEME FOR MOBILE CLOUD ENVIRONMENT

Cloud computing strengthens its presence within the public sector, Organizations and people are searching for cloud services to enhance productivity, security and scale back costs. With the except...

Download PDF file
  • EP ID EP365686
  • DOI -
  • Views 106
  • Downloads 0

How To Cite

Mohamed Noor A. , Abu Hanifa V. (2016). Optimization of Region and Power with Routability Constrained Flip Flop Joining Process. Elysium Journal of Engineering Research and Management, 4(1), -. https://europub.co.uk/articles/-A-365686