Optimization of Voltage, Delay, Power and Area for 16 bit Cyclic Redundancy Check (CRC) in VLSI Circuits using 45nm Technology
Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 9
Abstract
In Very-large-scale integration (VLSI) application area, delay and power are the important factors for any digital circuits. This paper presents 16 bit Cyclic Redundancy Check (CRC) mapped in Cadence Encounter(R) RTL Compiler Version v14.20-s013_1. By efficiently mapping into cadence tool, area, power and delay are decreased. The results of mapping are viewed using RTL synthesis tool in cadence VIRTUOSO at 45nm technology and 0.7V. Based on digital signal processing (DSP) architectures, the code for low power is generated using 16 bit Cyclic Redundancy Check (CRC).
Authors and Affiliations
Sudhakar Alluri, M. Dasharatha, B. Rajendra Naik, N. S. S. REDDY
Keywords
Related Articles
- EP ID EP392439
- DOI 10.9790/9622-0709077884.
- Views 301
- Downloads 0
Evaluating the Effect of Bio-Diesel Blends on the Performance of Four Stroke C.I. Engine
In the present days the fuels are limited and depleting day by day as the consumption is increasing very rapidly. And also due to these fossil fuels the world today is facing a serious environmental pollution. To avoid t...
Nonlinear Control of SPWM Inverter Fed BLDC Motor Using Robust H∞Controller
Brushless DC motorsare enhancing an enticing alternative to DC due to their admirable controllability and high efficiency. These motors also have power saving advantages relative to the other types of motors. Various typ...
Environmental and Social Risks and Solution Criteria in Offshore Aquaculture Systems
Aquaculture is a sector that involves agricultural activities aiming to meet the increasing animal food demand, contribute to balanced and healthy diet and reduce the hunting pressure on natural fish stocks. In aquacultu...
Computer Aided Kinematic Synthesis Anddynamic Analysis Of Robot End Gripper Mechanism
In this paper, the new type of Impactive gripper is presented as end effector of robotic gripper. The systematic approach for design of such type robotic gripper is discuss that includes kinematic Synthesis, Static Analy...
Skolem Mean Labeling Of Four Star Graphs K1,a K1,a K1,a K1,b where a1 a2 a3 3 b a1 a2 a3 2
A graph G = (V, E) with p vertices and q edges is said to be a skolem mean graph if there exists a function f from the vertex set of G to {1, 2, . . . , p} such that the induced map f* from the edge set of G to {2, 3, ....