Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL

Abstract

This paper presents a performance analysis of carrylook-ahead-adder and carry select adder signed data multiplier we are using, one uses a carry-look- ahead adder and the second one uses a carry select adder. The main focus of this paper’s on the speed of the multiplication operation on these 64-bit multipliers which are modeled using verilog code, A hardware description language. The multiplier with a carry select adder has shown a better performance over the multiplier with a carry select adder in terms of gate delays. In this paper we are going to prove that the area and delay product of carry select adder gives better performance compare with carry-look-ahead adder signed 64 bit multiplier.

Authors and Affiliations

E. Deepthi, Gowdavelli village, O. Manasa

Keywords

Related Articles

A Review on Design of Smart Device for UV Radiation Measurement

The sun plays an important role in our health, and too much sun exposure may cause anything from sunburns to skin cancer. Human skin cancer has become a growing health issue. Despite the fact that individuals are aware o...

Effective Pattern Discovery for Text Mining Using Pattern Taxonomy Model

We describe an effective and innovative pattern discovery technique. In order to overcome the problem of misinterpretation and low frequency pattern taxonomy model is used. It makes use of closed sequential patterns and...

Regression and Classification Model Based Predictive Maintenance of Aircrafts Using Neural Network

One of the key objectives of today's businesses and mills is to predict machine problems. Failures must be avoided, because downtimes represent expensive expenses and a loss of productivity. This is why the number of rem...

An Enhanced AODV Routing Protocol to detect and isolate selfish nodes in Manets

The fact that security is a critical problem when implementing mobile ad hoc networks (MANETs) is widely acknowledged. One of the different kinds of misbehaviour a node may exhibit is selfishness. A selfish node is a nod...

Digital Forensics Triage Classification Model using Hybrid Learning Approaches

The Internet and the accessibility of gadgets with connectivity have resulted in the global spread of cyber threats and cybercrime, posing significant hurdles for digital forensics. Consequently, the volume of informatio...

Download PDF file
  • EP ID EP749019
  • DOI -
  • Views 33
  • Downloads 0

How To Cite

E. Deepthi, Gowdavelli village, O. Manasa (2014). Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL. International Journal of Innovative Research in Computer Science and Technology, 2(6), -. https://europub.co.uk/articles/-A-749019