Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL

Abstract

This paper presents a performance analysis of carrylook-ahead-adder and carry select adder signed data multiplier we are using, one uses a carry-look- ahead adder and the second one uses a carry select adder. The main focus of this paper’s on the speed of the multiplication operation on these 64-bit multipliers which are modeled using verilog code, A hardware description language. The multiplier with a carry select adder has shown a better performance over the multiplier with a carry select adder in terms of gate delays. In this paper we are going to prove that the area and delay product of carry select adder gives better performance compare with carry-look-ahead adder signed 64 bit multiplier.

Authors and Affiliations

E. Deepthi, Gowdavelli village, O. Manasa

Keywords

Related Articles

Performance Tuning of K-Mean Clustering Algorithm a Step towards Efficient DSS

This research is the first step in building an efficient Decision Support System (DSS) which employs Data Mining (DM) predictive, classification, clustering, and association rules techniques. This step considers finding...

Material Bottlenecks in the Future Development of Green Technologies

Reducing emissions global economies demands the development of "green technology," which entails a reorganization of the energy sector to use renewable energy sources and nitrogen transportation systems. This reconstruct...

Climate Change Contributing towards the Worsening of Environment

The authors reviewed a study in which the researchers used the example of the 2000 presidential election in the United States to demonstrate that political disputes with technology foundations do not resolve themselves v...

An Overview on the Communication through Fiber Optics

Repeater was being used for telecommunications; fiber optic cable is an advanced communications technology that is often employed. It is a pliable Textile that is already transparent and manufactured of sketching glasswa...

Big Data Analytics: Challenges, Tools

The big data have various challenges like heterogeneity, scale, timeliness, complexity, privacy problem. This paper addresses these challenges. As Data is being collected at huge amount of scale, in a broad range of appl...

Download PDF file
  • EP ID EP749019
  • DOI -
  • Views 31
  • Downloads 0

How To Cite

E. Deepthi, Gowdavelli village, O. Manasa (2014). Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL. International Journal of Innovative Research in Computer Science and Technology, 2(6), -. https://europub.co.uk/articles/-A-749019