Performance Evaluation of Network Gateway Design for NoC based System on FPGA Platform

Abstract

Network on Chip (NoC) is an emerging interconnect solution with reliable and scalable features over the System on Chip (SoC) and helps to overcome the drawbacks of bus-based interconnection in SoC. The multiple cores or other networks have a boundary which is limited to communicate with devices, which are directly connected to it. To communicate with these multiple cores outside the boundary, the NOC requires the gateway functionality. In this manuscript, a cost-effective Network Gateway (NG) model is designed, and also the interconnection of a network gateway with multiple cores are connected to the NoC based system is prototyped on Artix-7 FPGA. The NG mainly consists of Serializer and deserializer for transmitting and receiving the data packets with proper synchronization, temporary register to hold the network data, electronic crossbar switch is connected with multiple cores which are controlled by switch controller. The NG with the Router and different sizes of NoC based system is designed using congestion-free adaptive-XY routing. The implementation results and performance evaluation are analyzed for NG based NoC in terms of average Latency and maximum Throughput for different Packet Injection Ratio (PIR). The proposed Network gateway achieves low latency and high throughput in NoC based systems for different PIR.

Authors and Affiliations

Guruprasad S. P, Chandrasekar B. S

Keywords

Related Articles

An Automatic Segmentation Algorithm for Solar Filaments in H-Alpha Images using a Context-based Sliding Window

There are many features which appear on the surface of the sun. One of these features that appear clearly are the dark threads in the Hydrogen alpha (Hα) spectrum solar images. These ‘filaments’ are found to have a defin...

Performance Analysis of Enhanced Interior Gateway Routing Protocol (EIGRP) Over Open Shortest Path First (OSPF) Protocol with Opnet

Due to the increase in the easy accessibility of computers and mobile phones alike, routing has become indispensable in deciding how computes communicate especially modern computer communication networks. This paper pres...

The Real-Time Research of Optimal Power Flow Calculation in Reduce Active Power Loss Aspects of Power Grid

In order to research how to availably reduce the active power loss value in power grid system when the power system is operating, it offers a quantitative research in theory through conceiving the unbalanced losses of po...

Real-Time Gender Classification by Face

The identification of human beings based on their biometric body parts, such as face, fingerprint, gait, iris, and voice, plays an important role in electronic applications and has become a popular area of research in im...

Sea Lion Optimization Algorithm

This paper suggests a new nature inspired metaheuristic optimization algorithm which is called Sea Lion Optimization (SLnO) algorithm. The SLnO algorithm imitates the hunting behavior of sea lions in nature. Moreover, it...

Download PDF file
  • EP ID EP645831
  • DOI 10.14569/IJACSA.2019.0100937
  • Views 102
  • Downloads 0

How To Cite

Guruprasad S. P, Chandrasekar B. S (2019). Performance Evaluation of Network Gateway Design for NoC based System on FPGA Platform. International Journal of Advanced Computer Science & Applications, 10(9), 287-292. https://europub.co.uk/articles/-A-645831