Performance Evaluation of Network Gateway Design for NoC based System on FPGA Platform

Abstract

Network on Chip (NoC) is an emerging interconnect solution with reliable and scalable features over the System on Chip (SoC) and helps to overcome the drawbacks of bus-based interconnection in SoC. The multiple cores or other networks have a boundary which is limited to communicate with devices, which are directly connected to it. To communicate with these multiple cores outside the boundary, the NOC requires the gateway functionality. In this manuscript, a cost-effective Network Gateway (NG) model is designed, and also the interconnection of a network gateway with multiple cores are connected to the NoC based system is prototyped on Artix-7 FPGA. The NG mainly consists of Serializer and deserializer for transmitting and receiving the data packets with proper synchronization, temporary register to hold the network data, electronic crossbar switch is connected with multiple cores which are controlled by switch controller. The NG with the Router and different sizes of NoC based system is designed using congestion-free adaptive-XY routing. The implementation results and performance evaluation are analyzed for NG based NoC in terms of average Latency and maximum Throughput for different Packet Injection Ratio (PIR). The proposed Network gateway achieves low latency and high throughput in NoC based systems for different PIR.

Authors and Affiliations

Guruprasad S. P, Chandrasekar B. S

Keywords

Related Articles

Web Service for Incremental and Automatic Data Warehouses Fragmentation

The data warehouses (DW) are proposed to collect and store heterogeneous and bulky data. They represent a collection of thematic, integrated, non-volatile and histories data. They are fed from different data sources thro...

Between Transition from IPv4 and IPv6 Adaption: The Case of Jordanian Government

IPv6 is being the new replacement for its predecessor IPv4, IPv6 has been used by most Internet services and adopted by most internet architecture these days. Existing protocol IPv4 reveals critical issues such as approa...

Robust Modeling and Linearization of MIMO RF Power Amplifiers for 4G and 5G Applications

In this paper, a novel set of orthogonal crossover polynomials for the baseband modelling and linearization of MIMO RF Pas is presented. The proposed solution is applicable to WCDMA and LTE applications. The new modellin...

The Impact of Quantum Computing on Present Cryptography

The aim of this paper is to elucidate the implications of quantum computing in present cryptography and to introduce the reader to basic post-quantum algorithms. In particular the reader can delve into the following subj...

A Monitoring Model for Hierarchical Architecture of Distributed Systems

Distributed systems are complex systems and there are a lot of the potential risks in the system, so system administrators need to have some effective support tools for network management. The architecture information of...

Download PDF file
  • EP ID EP645831
  • DOI 10.14569/IJACSA.2019.0100937
  • Views 82
  • Downloads 0

How To Cite

Guruprasad S. P, Chandrasekar B. S (2019). Performance Evaluation of Network Gateway Design for NoC based System on FPGA Platform. International Journal of Advanced Computer Science & Applications, 10(9), 287-292. https://europub.co.uk/articles/-A-645831