Physical Design Implementation of Ternary Arithmetic Circuits

Abstract

Trivalent logic is also called as ternary logic is a promising alternative to the conventional Boolean space. In modern VLSI, CMOS technologies are invented and the die size is reducing day by day. So the complexities on the die increases resulting into the high integration on the same die size. I order to drive the logic, we have to think about the multi-valued logic cell as there are some limitations with the conventional Boolean space. Ternary logic provides simplicity and energy efficiency in digital design as the logic reduces the complexity of interconnects and chip area along with the higher density of information storage. The proposed paper presents the physical design implementation of the various ternary arithmetic circuits which involves the universal gates as T-NAND and T-NOR. The ternary arithmetic based design are aimed to achieve the low power consumption, high stability. The physical designs are implemented and simulated using the Microwind 3.5 EDA tool with CMOS 45nm technology.

Authors and Affiliations

Arpit Namdev, M. Abdullah

Keywords

Related Articles

Present Scenario of Architecture Education In India

This paper takes an overview of the present scenario of Architecture Education in INDIA. Sidney Hook defines education as “assimilation of the culture of any society, and its transmission from one generation to another,...

VBIOT: Building a Virtual Brain to Life for the Secrets

The main aim is to upload to any secure document any other. After the death of the body, the virtual brain will act as the man's brain. Human brain was the most valuable creation of God. The man is called intelligent be...

Thermal Analysis of Exhaust Heat Exchanger in Automobile Thermo Electric Generator

By the view of increasing fuel costs and environmental issues, it is a requirement to manage the power utilization. In here it is mere focus on the automobile that, they take major contribution out of all power produced...

Review of Integrity Constraint in MySQL

For the semantic correctness of database records, Integrity constraints or data constraints are proper representations of invariant conditions. Constraints can be articulated in declarative languages such as data log, p...

Fault Detection and Soft Errors Correcting Codes Using Parallel FFT

The increasing demand of low complexity and error tolerant design in signal processing systems is a reliability issue at ground level. Complex circuit is consistently affected by soft errors in modern electronic circuit...

Download PDF file
  • EP ID EP23810
  • DOI http://doi.org/10.22214/ijraset.2017.4103
  • Views 270
  • Downloads 8

How To Cite

Arpit Namdev, M. Abdullah (2017). Physical Design Implementation of Ternary Arithmetic Circuits. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(4), -. https://europub.co.uk/articles/-A-23810