Power Gating Techniques for Nano-Scale Devices

Journal Title: GRD Journal for Engineering - Year 2017, Vol 2, Issue 9

Abstract

Power consumption is one of the major issues in CMOS technology. ITRS reports that leakage power may dominate the total power consumption. As technology feature size shrinks, the static power dominates the dynamic power consumption. This is known as the sub-threshold leakage which rises by creating a weak inversion channel between drain and source. Gate oxide thickness reduces as technology decreases which increases the sub-threshold leakage. Along with sub-threshold leakage there is an increase in ground bounce noise. This paper reviews different stacking techniques proposed in other papers. But each of those papers had certain trade-offs. So, a combination of the existing techniques has been implemented to have minimal sub-threshold leakage, ground bounce noise and propagation delay

Authors and Affiliations

Srujan Tirupati, Praveen Nimmagadda

Keywords

Related Articles

Fabrication of Paddy Drier Processor

There is an essential need to dry grain quickly and effectively after harvest and before storage to retain maximum quality, to attain a moisture content sufficiently low to minimize infestation by insects and microorgani...

Single Converter Solar High Mast Light

Single converter solar high mast lighting system is a project to design and implement a stand-alone MIMO converter solar power high mast light. The main focus of this project is to determine the options that are availabl...

OEE - A Tool to Measure the Effectiveness of TPM Implementation in Industries - A Review

This paper aims to study the measurement of effectiveness of TPM implementation in manufacturing and service industries. Here an attempt was made to discuss the previous literature related to the TPM implementation and O...

Design of Optimized Network on-Chip for Reliable Communication

In this paper, a new mesh-typed NoC(Network on Chip) architecture is proposed which aims at enhancing network performance. Networks-on-Chips (NoCs) are a new design paradigm for scalable high throughput communication inf...

Design of Fuzzy gain scheduled PI Controller for a nonlinear SISO Process

The typical nonlinear process such as conical tank and spherical tank process has the difficulty in controller design because of a change in system dynamics and valve nonlinearity. All industrial processes are almost non...

Download PDF file
  • EP ID EP227621
  • DOI -
  • Views 84
  • Downloads 0

How To Cite

Srujan Tirupati, Praveen Nimmagadda (2017). Power Gating Techniques for Nano-Scale Devices. GRD Journal for Engineering, 2(9), 19-26. https://europub.co.uk/articles/-A-227621