Power Optimization for a Datapath of A Genral Purpose Processor

Abstract

Data path is the core of the processor; it is where all computations are performed. The other blocks in the processor are supporting units. At present, most of the popular processor hardware synthesis tools give higher priority to delay. So the processor synthesis tools tend to generate data path architecture for faster implementation. With increasing importance of power reduction on a processor, it is becoming necessary to evaluate different data path architectures from the point of view of both delay and power. This work is aimed at characterizing various architectures of common operators for power, delay and area and selecting a particular low power architecture where delay is not critical. Multiplier Architecture that consists of both Array and Tree Multipliers, Mixed style Multiplier was found to be a suitable Architecture for better Performance. Performance evaluation was performed using Xilinx Power Analyzer and it was observed that the mixed style Multiplier gives an optimized power delay product.

Authors and Affiliations

Srinivasa Naidu Nalla, Kalpana Telkar

Keywords

Related Articles

Swastika shaped Monopole Antenna with Stubs for Cognitive radio Applications

The proposed antenna designed specifically for Cognitive radio applications consists of a circular monopole which is modified and evolved into the Swastika shaped dotted monopole by incorporating slots into the plane...

Data Identity Provable For Multi Clouds With Freezing Safeguards

A standout amongst the most critical current examinations in the Cloud Computing provisioning is the Service Level Agreement and its application in guaranteeing the supplied distributed computing administrations. The...

Efficient and Effective Techniques for Source and Sink Location Privacy in WSN.

While many protocols for sensor network security provide confidentiality for the content of messages contextual information usually remains exposes. Such information can be critical to the mission of the sensor netwo...

A Protective Scheme To Prevent The Attacker From Forging Acknowledgment Packets In Manets’s Using Eaack

Amongst all the modern wireless networks Mobile Ad hoc network (MANET) is one of the most significant and exclusive applications. MANET does not necessitate a fixed network infrastructure every single node works as b...

A Novel Approach in Data Clustering using Population Based Optimization Algorithm to solve Economic Load Dispatch Problem

Computing the global optima of a functional has been extensively applied in a wide range of engineering applications. Nevertheless, it is well known they usually lack of effectiveness when dealing with complex nonline...

Download PDF file
  • EP ID EP27482
  • DOI -
  • Views 307
  • Downloads 6

How To Cite

Srinivasa Naidu Nalla, Kalpana Telkar (2012). Power Optimization for a Datapath of A Genral Purpose Processor. International Journal of Research in Computer and Communication Technology, 1(6), -. https://europub.co.uk/articles/-A-27482