Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation

Abstract

The purpose of this paper is to describe an predictable CPU architecture, based on the five stage pipeline assembly line and a hardware scheduler engine. We aim at developing a fine-grained multithreading implementation, named nMPRA-MT. The new proposed architecture uses replication and remapping techniques for the program counter, the register file, and the pipeline registers and is implemented with a FPGA device. An original implementation of a MIPS processor with thread interleaved pipeline is obtained, using dynamic scheduling of hard real-time tasks and interrupts. In terms of interrupts handling, the architecture uses a particular method consisting of assigning interrupts to tasks, which insures an efficient control for both the context switch, and the system real-time behavior. The originality of the approach resides in the predictability and spatial isolation of the hard real-time tasks, executed every two clock cycles. The nMPRA-MT architecture is enabled by an innovative scheme of predictable scheduling algorithm, without stalling the pipeline assembly line.

Authors and Affiliations

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN

Keywords

Related Articles

Creating a Knowledge Database for Lectures of Faculty Members, Proposed E-Module for Isra University

Higher education in Jordan is currently expanding as new universities open and compete for offering the best learning experience. Many universities face accreditation challenges, hence, they attend to recruit lecturers w...

Selection of Important Sets by using K-Skyband Query for Sets

In this paper, we consider “sets” selection problem from a database. In conventional selection problem, which is “objects” selection problem, the skyline query has been utilized, since it can retrieve a set of important...

Runtime Reasoning of Requirements for Self-Adaptive Systems Using AI Planning Techniques

Over the years, the domain of Self-Adaptive Systems (SAS) has gained significant importance in software engineering community. Such SAS must ensure high customizability and at the same time effective reasoning to meet th...

A Web based Inventory Control System using Cloud Architecture and Barcode Technology for Zambia Air Force

Inventory management of spares is one of the activities Zambia Air Force (ZAF) undertakes to ensure optimal serviceability state of equipment to effectively achieve its roles. This obligation could only be made possible...

A Trust and Reputation Model for Quality Assessment of Online Content

In recent years, online transactions have become more prevalent than it was. This means that the number of online users to perform such transactions keeps growing, causing an increase in the level of expectations for the...

Download PDF file
  • EP ID EP148091
  • DOI 10.14569/IJACSA.2015.060406
  • Views 98
  • Downloads 0

How To Cite

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN (2015). Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation. International Journal of Advanced Computer Science & Applications, 6(4), 47-52. https://europub.co.uk/articles/-A-148091