Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation

Abstract

The purpose of this paper is to describe an predictable CPU architecture, based on the five stage pipeline assembly line and a hardware scheduler engine. We aim at developing a fine-grained multithreading implementation, named nMPRA-MT. The new proposed architecture uses replication and remapping techniques for the program counter, the register file, and the pipeline registers and is implemented with a FPGA device. An original implementation of a MIPS processor with thread interleaved pipeline is obtained, using dynamic scheduling of hard real-time tasks and interrupts. In terms of interrupts handling, the architecture uses a particular method consisting of assigning interrupts to tasks, which insures an efficient control for both the context switch, and the system real-time behavior. The originality of the approach resides in the predictability and spatial isolation of the hard real-time tasks, executed every two clock cycles. The nMPRA-MT architecture is enabled by an innovative scheme of predictable scheduling algorithm, without stalling the pipeline assembly line.

Authors and Affiliations

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN

Keywords

Related Articles

Multi-resolution Analysis of Multi-spectral Palmprints using Hybrid Wavelets for Identification

Palmprint is a relatively new physiological biometric used in identification systems due to its stable and unique characteristics. The vivid texture information of palmprint present at different resolutions offers abunda...

Authenticating Sensitive Speech-Recitation in Distance-Learning Applications using Real-Time Audio Watermarking

Thispaper focuses on audio-watermarking authentication and integrity-protection within the context of the speech-data transmitted over the Internet in a real-time learning environment.The Arabic Quran recitation through...

An Efficient Machine Learning Technique to Classify and Recognize Handwritten and Printed Digits of Sudoku Puzzle

In this paper, we propose a convolutional neural network model to recognize and classify handwritten and printed digits present in Sudoku puzzle, which is captured using smartphone camera from various magazines, and prin...

Artificial Intelligence in Bio-Medical Domain

In this era and in the future, artificially intelligent machines are replacing and playing a key role to enhance human capabilities in many areas. It is also making life style better by providing convenience to all inclu...

Face Recognition as an Authentication Technique in Electronic Voting

In this research a Face Detection and Recognition system (FDR) used as an Authentication technique in online voting, which one of electronic is voting types, is proposed. Web based voting allows the voter to vote from an...

Download PDF file
  • EP ID EP148091
  • DOI 10.14569/IJACSA.2015.060406
  • Views 72
  • Downloads 0

How To Cite

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN (2015). Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation. International Journal of Advanced Computer Science & Applications, 6(4), 47-52. https://europub.co.uk/articles/-A-148091