Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation

Abstract

The purpose of this paper is to describe an predictable CPU architecture, based on the five stage pipeline assembly line and a hardware scheduler engine. We aim at developing a fine-grained multithreading implementation, named nMPRA-MT. The new proposed architecture uses replication and remapping techniques for the program counter, the register file, and the pipeline registers and is implemented with a FPGA device. An original implementation of a MIPS processor with thread interleaved pipeline is obtained, using dynamic scheduling of hard real-time tasks and interrupts. In terms of interrupts handling, the architecture uses a particular method consisting of assigning interrupts to tasks, which insures an efficient control for both the context switch, and the system real-time behavior. The originality of the approach resides in the predictability and spatial isolation of the hard real-time tasks, executed every two clock cycles. The nMPRA-MT architecture is enabled by an innovative scheme of predictable scheduling algorithm, without stalling the pipeline assembly line.

Authors and Affiliations

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN

Keywords

Related Articles

Time Series Analysis for Shortened Labor Mean Interval of Dairy Cattle with the Data of BCS, RFS, Weight, Amount of Milk and Outlook

MTime series analysis for shortened labor mean interval of dairy cattle with the data of Body Condition Score (BCS), Rumen Fill Score (RFS), Weight, Amount of Milk and Outlook is conducted. Method for shortened the labor...

Design of Linear Phase High Pass FIR Filter using Weight Improved Particle Swarm Optimization

The design of Finite Impulse Response (FIR) digital filter involves multi-parameter optimization, while the traditional gradient-based methods are not effective enough for precise design. The aim of this paper is to pres...

New Data Clustering Algorithm (NDCA)

Wireless sensor networks (WSNs) have sensing, data processing and communicating capabilities. The major task of the sensor node is to gather the data from the sensed field and send it to the end user via the base station...

 Decision Tree Classification of Remotely Sensed Satellite Data using Spectral Separability Matrix

 In this paper an attempt has been made to develop a decision tree classification algorithm for remotely sensed satellite data using the separability matrix of the spectral distributions of probable classes in respe...

Data Privacy Ontology for Ubiquitous Computing

Privacy is an ability to understand, choose, and regulate what personal data one shares, with whom, for how long and under what context. Data owners must not lose the rights of ownership, once the data is shared. Privacy...

Download PDF file
  • EP ID EP148091
  • DOI 10.14569/IJACSA.2015.060406
  • Views 94
  • Downloads 0

How To Cite

Nicoleta GAITAN, Ionel ZAGAN, Vasile GAITAN (2015). Predictable CPU Architecture Designed for Small Real-Time Application - Concept and Theory of Operation. International Journal of Advanced Computer Science & Applications, 6(4), 47-52. https://europub.co.uk/articles/-A-148091